Skip to content

Instantly share code, notes, and snippets.

View orion160's full-sized avatar

Isaac David orion160

  • Colombia
View GitHub Profile
@orion160
orion160 / rvv_examples.md
Last active November 3, 2024 19:30
RVV examples

RVV Examples

Add

# a0 - x_ptr
# a1 - y_ptr
# a2 - out_ptr
# a3 - N
@orion160
orion160 / riscv_vector.md
Last active October 20, 2024 03:56
RISC-V Vector

RISC-V Vector

SPEC

ISA

VGPR

Each VGPR is VLEN wide, which is a constant defined the the chip implementation.

@orion160
orion160 / llvm_aarch64_libc_setjmp+longjmp.md
Last active September 1, 2024 18:16
LLVM libc AArch64 setjmp/longjmp

LLVM libc AArch64 setjmp/longjmp

commit

AArch64 extensions

PAC

Pointer Authentication