Skip to content

Instantly share code, notes, and snippets.

@ikitayama

ikitayama/gist:46f8a0cd02006064e537ca5913294d0b

Created April 17, 2017 01:39
Show Gist options

  • Select an option

    Learn more about clone URLs
  • Save ikitayama/46f8a0cd02006064e537ca5913294d0b to your computer and use it in GitHub Desktop.

Select an option

Learn more about clone URLs
Save ikitayama/46f8a0cd02006064e537ca5913294d0b to your computer and use it in GitHub Desktop.
Download ZIP
Log of the test_stack_2 test
Raw
gistfile1.txt
Commencing test(s) ...
Sun Apr 16 20:36:05 CDT 2017
Linux r2-a21 4.11.0-rc1+ #2 SMP Fri Mar 24 02:22:02 CDT 2017 aarch64 aarch64 aarch64 GNU/Linux
TESTDIR=/home/itaru.kitayama/validations/testsuite
[Tests with test_stack_2.dyn_g++_64_none_none]
-rwxr-xr-x 1 itaru.kitayama itaru.kitayama 72256 Mar 18 06:36 test_stack_2.dyn_g++_64_none_none*
linux-vdso.so.1 (0x0000ffffb6fa0000)
libstdc++.so.6 => /lib64/libstdc++.so.6 (0x0000ffffb6dc0000)
libm.so.6 => /lib64/libm.so.6 (0x0000ffffb6cf0000)
libgcc_s.so.1 => /lib64/libgcc_s.so.1 (0x0000ffffb6cc0000)
libc.so.6 => /lib64/libc.so.6 (0x0000ffffb6b20000)
/lib/ld-linux-aarch64.so.1 (0x0000aaaabc510000)
Enabling DyninstAPI relocation debug
ADDRSPACE::Relocate called; modified functions reports 1 objects to relocate.
Adding function __GI___fork
Creating new RelocBlock
Adding instruction @ffff985dee50: stp X29, X30, [SP, 0xffffffffffffffa0]
Adding instruction @ffff985dee54: adrp X1, 986c5e54
Adding instruction @ffff985dee58: add X29, SP, 0
Adding instruction @ffff985dee5c: stp X23, X24, [SP, 0x30]
Adding instruction @ffff985dee60: mrs X24, TPIDR_EL0
Adding instruction @ffff985dee64: stp X21, X22, [SP, 0x20]
Adding instruction @ffff985dee68: sub X22, X24, 6f0
Adding instruction @ffff985dee6c: stp X19, X20, [SP, 0x10]
Adding instruction @ffff985dee70: str D8, [SP, 0x40]
Adding instruction @ffff985dee74: ldr W23, [X22, 0x0]
Added suggested entry for __GI___fork / ffff985dee50
Creating new RelocBlock
Adding instruction @ffff985dee78: ldr X20, [X1, 0x118]
Adding instruction @ffff985dee7c: cbz X20, 985df0a4, 985dee7c
Added suggested entry for __GI___fork / ffff985dee78
Creating new RelocBlock
Adding instruction @ffff985dee80: dmb b
Adding instruction @ffff985dee84: ldr W0, [X20, 0x28]
Adding instruction @ffff985dee88: cbz W0, 985dee78, 985dee88
Added suggested entry for __GI___fork / ffff985dee80
Creating new RelocBlock
Adding instruction @ffff985dee8c: ldr X2, [X1, 0x118]
Adding instruction @ffff985dee90: add W3, W0, 1
Adding instruction @ffff985dee94: str W0, [X29, 0x5c]
Adding instruction @ffff985dee98: add X2, X2, 28
Added suggested entry for __GI___fork / ffff985dee8c
Creating new RelocBlock
Adding instruction @ffff985dee9c: ldaxr W4, [X2]
Adding instruction @ffff985deea0: subs WZR, W4, W0, lsl 0x0, PSTATE
Adding instruction @ffff985deea4: b.ne 985deeb0, 985deea4, PSTATE
Added suggested entry for __GI___fork / ffff985dee9c
Creating new RelocBlock
Adding instruction @ffff985deea8: stxr W5, W3, [X2]
Adding instruction @ffff985deeac: cbnz W5, 985dee9c, 985deeac
Added suggested entry for __GI___fork / ffff985deea8
Creating new RelocBlock
Adding instruction @ffff985deeb0: b.ne 985df098, 985deeb0, PSTATE
Added suggested entry for __GI___fork / ffff985deeb0
Creating new RelocBlock
Adding instruction @ffff985deeb4: mov X21, 0
Adding instruction @ffff985deeb8: b 985deed8, 985deeb8
Added suggested entry for __GI___fork / ffff985deeb4
Creating new RelocBlock
Adding instruction @ffff985deec0: add X1, X20, 28
Added suggested entry for __GI___fork / ffff985deec0
Creating new RelocBlock
Adding instruction @ffff985deec4: ldaxr W2, [X1]
Adding instruction @ffff985deec8: add W2, W2, 1
Adding instruction @ffff985deecc: stxr W3, W2, [X1]
Adding instruction @ffff985deed0: cbnz W3, 985deec4, 985deed0
Added suggested entry for __GI___fork / ffff985deec4
Creating new RelocBlock
Adding instruction @ffff985deed4: mov X21, X0
Added suggested entry for __GI___fork / ffff985deed4
Creating new RelocBlock
Adding instruction @ffff985deed8: ldr X0, [X20, 0x8]
Adding instruction @ffff985deedc: cbz X0, 985deee4, 985deedc
Added suggested entry for __GI___fork / ffff985deed8
Creating new RelocBlock
Adding instruction @ffff985deee0: blr X0, 985deee0
Added suggested entry for __GI___fork / ffff985deee0
Creating new RelocBlock
Adding instruction @ffff985deee4: sub SP, SP, 20
Adding instruction @ffff985deee8: add X0, SP, 0
Adding instruction @ffff985deeec: add X19, SP, 0
Adding instruction @ffff985deef0: str X20, [SP, 0x0]
Adding instruction @ffff985deef4: ldr X20, [X20, 0x0]
Adding instruction @ffff985deef8: str X21, [SP, 0x8]
Adding instruction @ffff985deefc: cbnz X20, 985deec0, 985deefc
Added suggested entry for __GI___fork / ffff985deee4
Creating new RelocBlock
Adding instruction @ffff985def00: cbnz W23, 985df0ac, 985def00
Added suggested entry for __GI___fork / ffff985def00
Creating new RelocBlock
Adding instruction @ffff985def04: ldp W6, W5, [X22, 0xd0]
Adding instruction @ffff985def08: mov X0, 11
Adding instruction @ffff985def0c: movk X0, 1200000
Adding instruction @ffff985def10: mov X1, 0
Adding instruction @ffff985def14: mov X3, 0
Adding instruction @ffff985def18: add X4, X22, d0
Adding instruction @ffff985def1c: sub W2, WZR, W5, lsl 0x0
Adding instruction @ffff985def20: mov X8, dc
Adding instruction @ffff985def24: str W2, [X22, 0xd4]
Adding instruction @ffff985def28: mov X2, 0
Adding instruction @ffff985def2c: svc 0, PSTATE
Adding instruction @ffff985def30: adds XZR, X0, 1000, PSTATE
Adding instruction @ffff985def34: b.hi 985defe8, 985def34, PSTATE
Added suggested entry for __GI___fork / ffff985def04
Creating new RelocBlock
Adding instruction @ffff985def38: mov W20, W0
Adding instruction @ffff985def3c: cbnz W0, 985deffc, 985def3c
Added suggested entry for __GI___fork / ffff985def38
Creating new RelocBlock
Adding instruction @ffff985def40: ldr W2, [X22, 0xd0]
Adding instruction @ffff985def44: subs WZR, W6, W2, lsl 0x0, PSTATE
Adding instruction @ffff985def48: b.eq 985df150, 985def48, PSTATE
Added suggested entry for __GI___fork / ffff985def40
Creating new RelocBlock
Adding instruction @ffff985def4c: adrp X0, 986c5f4c
Adding instruction @ffff985def50: ldr X0, [X0, 0x108]
Adding instruction @ffff985def54: cbz X0, 985def64, 985def54
Added suggested entry for __GI___fork / ffff985def4c
Creating new RelocBlock
Adding instruction @ffff985def58: ldr X1, [X0, 0x0]
Adding instruction @ffff985def5c: add X1, X1, 4
Adding instruction @ffff985def60: str X1, [X0, 0x0]
Added suggested entry for __GI___fork / ffff985def58
Creating new RelocBlock
Adding instruction @ffff985def64: adrp X0, 986c5f64
Adding instruction @ffff985def68: ldr W0, [X0, 0x100]
Adding instruction @ffff985def6c: str W2, [X22, 0xd4]
Adding instruction @ffff985def70: cbnz W0, 985df120, 985def70
Added suggested entry for __GI___fork / ffff985def64
Creating new RelocBlock
Adding instruction @ffff985def74: cbnz W23, 985df0c8, 985def74
Added suggested entry for __GI___fork / ffff985def74
Creating new RelocBlock
Adding instruction @ffff985def78: adrp X0, 986bff78
Adding instruction @ffff985def7c: mov W2, 1
Adding instruction @ffff985def80: mov W21, W2
Adding instruction @ffff985def84: ldr X0, [X0, 0xdb0]
Adding instruction @ffff985def88: add X1, X0, 988
Adding instruction @ffff985def8c: stp XZR, XZR, [X1, 0x10]
Adding instruction @ffff985def90: stp XZR, XZR, [X1, 0x0]
Adding instruction @ffff985def94: stp XZR, XZR, [X1, 0x20]
Adding instruction @ffff985def98: str W2, [X0, 0x998]
Adding instruction @ffff985def9c: cbz X19, 985defc0, 985def9c
Added suggested entry for __GI___fork / ffff985def78
Creating new RelocBlock
Adding instruction @ffff985defa0: ldr X0, [X19, 0x0]
Adding instruction @ffff985defa4: ldr X1, [X0, 0x18]
Adding instruction @ffff985defa8: cbz X1, 985defb4, 985defa8
Added suggested entry for __GI___fork / ffff985defa0
Creating new RelocBlock
Adding instruction @ffff985defac: blr X1, 985defac
Added suggested entry for __GI___fork / ffff985defac
Creating new RelocBlock
Adding instruction @ffff985defb0: ldr X0, [X19, 0x0]
Added suggested entry for __GI___fork / ffff985defb0
Creating new RelocBlock
Adding instruction @ffff985defb4: ldr X19, [X19, 0x8]
Adding instruction @ffff985defb8: str W21, [X0, 0x28]
Adding instruction @ffff985defbc: cbnz X19, 985defa0, 985defbc
Added suggested entry for __GI___fork / ffff985defb4
Creating new RelocBlock
Adding instruction @ffff985defc0: adrp X0, 986c3fc0
Adding instruction @ffff985defc4: str WZR, [X0, 0x3e0]
Added suggested entry for __GI___fork / ffff985defc0
Creating new RelocBlock
Adding instruction @ffff985defc8: add SP, X29, 0
Adding instruction @ffff985defcc: mov W0, W20
Adding instruction @ffff985defd0: ldr D8, [SP, 0x40]
Adding instruction @ffff985defd4: ldp X19, X20, [SP, 0x10]
Adding instruction @ffff985defd8: ldp X21, X22, [SP, 0x20]
Adding instruction @ffff985defdc: ldp X23, X24, [SP, 0x30]
Adding instruction @ffff985defe0: ldp X29, X30, [SP], 60
Adding instruction @ffff985defe4: ret X30, 985defe4
Added suggested entry for __GI___fork / ffff985defc8
Creating new RelocBlock
Adding instruction @ffff985defe8: adrp X1, 986bffe8
Adding instruction @ffff985defec: ldr X1, [X1, 0xe40]
Adding instruction @ffff985deff0: sub W0, WZR, W0, lsl 0x0
Adding instruction @ffff985deff4: mov W20, 0
Adding instruction @ffff985deff8: str W0, [X24, X1, lsl 0x0]
Added suggested entry for __GI___fork / ffff985defe8
Creating new RelocBlock
Adding instruction @ffff985deffc: ldr W0, [X22, 0xd0]
Adding instruction @ffff985df000: subs WZR, W6, W0, lsl 0x0, PSTATE
Adding instruction @ffff985df004: b.ne 985df170, 985df004, PSTATE
Added suggested entry for __GI___fork / ffff985deffc
Creating new RelocBlock
Adding instruction @ffff985df008: str W5, [X22, 0xd4]
Adding instruction @ffff985df00c: cbnz W23, 985df0b8, 985df00c
Added suggested entry for __GI___fork / ffff985df008
Creating new RelocBlock
Adding instruction @ffff985df010: cbz X19, 985defc8, 985df010
Added suggested entry for __GI___fork / ffff985df010
Creating new RelocBlock
Adding instruction @ffff985df014: ldr X0, [X19, 0x0]
Adding instruction @ffff985df018: ldr X1, [X0, 0x10]
Adding instruction @ffff985df01c: cbz X1, 985df028, 985df01c
Added suggested entry for __GI___fork / ffff985df014
Creating new RelocBlock
Adding instruction @ffff985df020: blr X1, 985df020
Added suggested entry for __GI___fork / ffff985df020
Creating new RelocBlock
Adding instruction @ffff985df024: ldr X0, [X19, 0x0]
Added suggested entry for __GI___fork / ffff985df024
Creating new RelocBlock
Adding instruction @ffff985df028: add X0, X0, 28
Added suggested entry for __GI___fork / ffff985df028
Creating new RelocBlock
Adding instruction @ffff985df02c: ldaxr W1, [X0]
Adding instruction @ffff985df030: sub W2, W1, 1
Adding instruction @ffff985df034: stxr W3, W2, [X0]
Adding instruction @ffff985df038: cbnz W3, 985df02c, 985df038
Added suggested entry for __GI___fork / ffff985df02c
Creating new RelocBlock
Adding instruction @ffff985df03c: subs WZR, W1, 1, PSTATE
Adding instruction @ffff985df040: b.eq 985df050, 985df040, PSTATE
Added suggested entry for __GI___fork / ffff985df03c
Creating new RelocBlock
Adding instruction @ffff985df044: ldr X19, [X19, 0x8]
Adding instruction @ffff985df048: b 985df010, 985df048
Added suggested entry for __GI___fork / ffff985df044
Creating new RelocBlock
Adding instruction @ffff985df050: ldr X0, [X19, 0x0]
Adding instruction @ffff985df054: ldr W1, [X0, 0x2c]
Adding instruction @ffff985df058: cbz W1, 985df044, 985df058
Added suggested entry for __GI___fork / ffff985df050
Creating new RelocBlock
Adding instruction @ffff985df05c: add X0, X0, 28
Adding instruction @ffff985df060: mov X1, 81
Adding instruction @ffff985df064: mov X2, 1
Adding instruction @ffff985df068: mov X3, 0
Adding instruction @ffff985df06c: mov X8, 62
Adding instruction @ffff985df070: svc 0, PSTATE
Adding instruction @ffff985df074: adds XZR, X0, 1000, PSTATE
Adding instruction @ffff985df078: b.ls 985df044, 985df078, PSTATE
Added suggested entry for __GI___fork / ffff985df05c
Creating new RelocBlock
Adding instruction @ffff985df07c: adds WZR, W0, 16, PSTATE
Adding instruction @ffff985df080: b.eq 985df044, 985df080, PSTATE
Added suggested entry for __GI___fork / ffff985df07c
Creating new RelocBlock
Adding instruction @ffff985df084: adds WZR, W0, e, PSTATE
Adding instruction @ffff985df088: b.eq 985df044, 985df088, PSTATE
Added suggested entry for __GI___fork / ffff985df084
Creating new RelocBlock
Adding instruction @ffff985df08c: adrp X0, 9867108c
Adding instruction @ffff985df090: add X0, X0, 410
Adding instruction @ffff985df094: bl 985a1a10, 985df094
Added suggested entry for __GI___fork / ffff985df08c
Creating new RelocBlock
Adding instruction @ffff985df098: ldr X20, [X1, 0x118]
Adding instruction @ffff985df09c: str W4, [X29, 0x5c]
Adding instruction @ffff985df0a0: cbnz X20, 985dee80, 985df0a0
Added suggested entry for __GI___fork / ffff985df098
Creating new RelocBlock
Adding instruction @ffff985df0a4: mov X19, 0
Adding instruction @ffff985df0a8: cbz W23, 985def04, 985df0a8
Added suggested entry for __GI___fork / ffff985df0a4
Creating new RelocBlock
Adding instruction @ffff985df0ac: bl 985a7718, 985df0ac
Added suggested entry for __GI___fork / ffff985df0ac
Creating new RelocBlock
Adding instruction @ffff985df0b0: bl 985adca8, 985df0b0
Added suggested entry for __GI___fork / ffff985df0b0
Creating new RelocBlock
Adding instruction @ffff985df0b4: b 985def04, 985df0b4
Added suggested entry for __GI___fork / ffff985df0b4
Creating new RelocBlock
Adding instruction @ffff985df0b8: bl 985add68, 985df0b8
Added suggested entry for __GI___fork / ffff985df0b8
Creating new RelocBlock
Adding instruction @ffff985df0bc: bl 985a7798, 985df0bc
Added suggested entry for __GI___fork / ffff985df0bc
Creating new RelocBlock
Adding instruction @ffff985df0c0: b 985df010, 985df0c0
Added suggested entry for __GI___fork / ffff985df0c0
Creating new RelocBlock
Adding instruction @ffff985df0c8: bl 985ade18, 985df0c8
Added suggested entry for __GI___fork / ffff985df0c8
Creating new RelocBlock
Adding instruction @ffff985df0cc: movi D8, 0
Adding instruction @ffff985df0d0: bl 985a76f0, 985df0d0
Added suggested entry for __GI___fork / ffff985df0cc
Creating new RelocBlock
Adding instruction @ffff985df0d4: mov X21, X0
Adding instruction @ffff985df0d8: b 985df0ec, 985df0d8
Added suggested entry for __GI___fork / ffff985df0d4
Creating new RelocBlock
Adding instruction @ffff985df0e0: mov X0, X21
Adding instruction @ffff985df0e4: bl 985a7708, 985df0e4
Added suggested entry for __GI___fork / ffff985df0e0
Creating new RelocBlock
Adding instruction @ffff985df0e8: mov X21, X0
Added suggested entry for __GI___fork / ffff985df0e8
Creating new RelocBlock
Adding instruction @ffff985df0ec: bl 985a7700, 985df0ec
Added suggested entry for __GI___fork / ffff985df0ec
Creating new RelocBlock
Adding instruction @ffff985df0f0: subs XZR, X21, X0, lsl 0x0, PSTATE
Adding instruction @ffff985df0f4: b.eq 985df148, 985df0f4, PSTATE
Added suggested entry for __GI___fork / ffff985df0f0
Creating new RelocBlock
Adding instruction @ffff985df0f8: mov X0, X21
Adding instruction @ffff985df0fc: bl 985a7710, 985df0fc
Added suggested entry for __GI___fork / ffff985df0f8
Creating new RelocBlock
Adding instruction @ffff985df100: ldr W0, [X0, 0x0]
Adding instruction @ffff985df104: tbnz W0, f, 985df0e0, 985df104
Added suggested entry for __GI___fork / ffff985df100
Creating new RelocBlock
Adding instruction @ffff985df108: mov X0, X21
Adding instruction @ffff985df10c: bl 985a7710, 985df10c
Added suggested entry for __GI___fork / ffff985df108
Creating new RelocBlock
Adding instruction @ffff985df110: ldr X0, [X0, 0x88]
Adding instruction @ffff985df114: str D8, [X0, 0x0]
Adding instruction @ffff985df118: str XZR, [X0, 0x8]
Adding instruction @ffff985df11c: b 985df0e0, 985df11c
Added suggested entry for __GI___fork / ffff985df110
Creating new RelocBlock
Adding instruction @ffff985df120: adrp X2, 986bf120
Adding instruction @ffff985df124: adrp X1, 986c5124
Adding instruction @ffff985df128: mov X0, X22
Adding instruction @ffff985df12c: ldr X2, [X2, 0xe38]
Adding instruction @ffff985df130: ldr X1, [X1, 0xf8]
Adding instruction @ffff985df134: ldr X2, [X2, 0x0]
Adding instruction @ffff985df138: eor X1, X1, X2, lsl 0x0
Adding instruction @ffff985df13c: blr X1, 985df13c
Added suggested entry for __GI___fork / ffff985df120
Creating new RelocBlock
Adding instruction @ffff985df140: cbz W23, 985def78, 985df140
Added suggested entry for __GI___fork / ffff985df140
Creating new RelocBlock
Adding instruction @ffff985df144: b 985df0c8, 985df144
Added suggested entry for __GI___fork / ffff985df144
Creating new RelocBlock
Adding instruction @ffff985df148: bl 985a77e8, 985df148
Added suggested entry for __GI___fork / ffff985df148
Creating new RelocBlock
Adding instruction @ffff985df14c: b 985def78, 985df14c
Added suggested entry for __GI___fork / ffff985df14c
Creating new RelocBlock
Adding instruction @ffff985df150: adrp X3, 9866c150
Adding instruction @ffff985df154: adrp X1, 98671154
Adding instruction @ffff985df158: adrp X0, 98671158
Adding instruction @ffff985df15c: add X3, X3, b50
Adding instruction @ffff985df160: add X1, X1, 3a0
Adding instruction @ffff985df164: add X0, X0, 3b8
Adding instruction @ffff985df168: mov W2, 9c
Adding instruction @ffff985df16c: bl 9855be28, 985df16c
Added suggested entry for __GI___fork / ffff985df150
Creating new RelocBlock
Adding instruction @ffff985df170: adrp X3, 9866c170
Adding instruction @ffff985df174: adrp X1, 98671174
Adding instruction @ffff985df178: adrp X0, 98671178
Adding instruction @ffff985df17c: add X3, X3, b50
Adding instruction @ffff985df180: add X1, X1, 3a0
Adding instruction @ffff985df184: add X0, X0, 3e0
Adding instruction @ffff985df188: mov W2, ea
Adding instruction @ffff985df18c: bl 9855be28, 985df18c
Added suggested entry for __GI___fork / ffff985df170
Added required entry for __GI___fork / ffff985dee50
Debugging CodeMover (pre-transform)
CodeMover() {
RelocBlock(/usr/lib64/libc-2.24.so: __GI___fork ffff985dee50/0/-1) {
Insn(ffff985dee50: stp X29, X30, [SP, 0xffffffffffffffa0])
Insn(ffff985dee54: adrp X1, 986c5e54)
Insn(ffff985dee58: add X29, SP, 0)
Insn(ffff985dee5c: stp X23, X24, [SP, 0x30])
Insn(ffff985dee60: mrs X24, TPIDR_EL0)
Insn(ffff985dee64: stp X21, X22, [SP, 0x20])
Insn(ffff985dee68: sub X22, X24, 6f0)
Insn(ffff985dee6c: stp X19, X20, [SP, 0x10])
Insn(ffff985dee70: str D8, [SP, 0x40])
Insn(ffff985dee74: ldr W23, [X22, 0x0])
CFWidget(ffff985dee50,)
In edges:
Out edges:
}
RelocBlock(/usr/lib64/libc-2.24.so: __GI___fork ffff985dee78/1/-1) {
Insn(ffff985dee78: ldr X20, [X1, 0x118])
CFWidget(ffff985dee7c,<cond>)
In edges:
Out edges:
}
RelocBlock(/usr/lib64/libc-2.24.so: __GI___fork ffff985dee80/2/-1) {
Insn(ffff985dee80: dmb b)
Insn(ffff985dee84: ldr W0, [X20, 0x28])
CFWidget(ffff985dee88,<cond>)
In edges:
Out edges:
}
RelocBlock(/usr/lib64/libc-2.24.so: __GI___fork ffff985dee8c/3/-1) {
Insn(ffff985dee8c: ldr X2, [X1, 0x118])
Insn(ffff985dee90: add W3, W0, 1)
Insn(ffff985dee94: str W0, [X29, 0x5c])
Insn(ffff985dee98: add X2, X2, 28)
CFWidget(ffff985dee8c,)
In edges:
Out edges:
}
RelocBlock(/usr/lib64/libc-2.24.so: __GI___fork ffff985dee9c/4/-1) {
Insn(ffff985dee9c: ldaxr W4, [X2])
Insn(ffff985deea0: subs WZR, W4, W0, lsl 0x0, PSTATE)
CFWidget(ffff985deea4,<cond>)
In edges:
Out edges:
}
RelocBlock(/usr/lib64/libc-2.24.so: __GI___fork ffff985deea8/5/-1) {
Insn(ffff985deea8: stxr W5, W3, [X2])
CFWidget(ffff985deeac,<cond>)
In edges:
Out edges:
}
RelocBlock(/usr/lib64/libc-2.24.so: __GI___fork ffff985deeb0/6/-1) {
CFWidget(ffff985deeb0,<cond>)
In edges:
Out edges:
}
RelocBlock(/usr/lib64/libc-2.24.so: __GI___fork ffff985deeb4/7/-1) {
Insn(ffff985deeb4: mov X21, 0)
CFWidget(ffff985deeb8,)
In edges:
Out edges:
}
RelocBlock(/usr/lib64/libc-2.24.so: __GI___fork ffff985deec0/8/-1) {
Insn(ffff985deec0: add X1, X20, 28)
CFWidget(ffff985deec0,)
In edges:
Out edges:
}
RelocBlock(/usr/lib64/libc-2.24.so: __GI___fork ffff985deec4/9/-1) {
Insn(ffff985deec4: ldaxr W2, [X1])
Insn(ffff985deec8: add W2, W2, 1)
Insn(ffff985deecc: stxr W3, W2, [X1])
CFWidget(ffff985deed0,<cond>)
In edges:
Out edges:
}
RelocBlock(/usr/lib64/libc-2.24.so: __GI___fork ffff985deed4/10/-1) {
Insn(ffff985deed4: mov X21, X0)
CFWidget(ffff985deed4,)
In edges:
Out edges:
}
RelocBlock(/usr/lib64/libc-2.24.so: __GI___fork ffff985deed8/11/-1) {
Insn(ffff985deed8: ldr X0, [X20, 0x8])
CFWidget(ffff985deedc,<cond>)
In edges:
Out edges:
}
RelocBlock(/usr/lib64/libc-2.24.so: __GI___fork ffff985deee0/12/-1) {
CFWidget(ffff985deee0,<ind><call>)
In edges:
Out edges:
}
RelocBlock(/usr/lib64/libc-2.24.so: __GI___fork ffff985deee4/13/-1) {
Insn(ffff985deee4: sub SP, SP, 20)
Insn(ffff985deee8: add X0, SP, 0)
Insn(ffff985deeec: add X19, SP, 0)
Insn(ffff985deef0: str X20, [SP, 0x0])
Insn(ffff985deef4: ldr X20, [X20, 0x0])
Insn(ffff985deef8: str X21, [SP, 0x8])
CFWidget(ffff985deefc,<cond>)
In edges:
Out edges:
}
RelocBlock(/usr/lib64/libc-2.24.so: __GI___fork ffff985def00/14/-1) {
CFWidget(ffff985def00,<cond>)
In edges:
Out edges:
}
RelocBlock(/usr/lib64/libc-2.24.so: __GI___fork ffff985def04/15/-1) {
Insn(ffff985def04: ldp W6, W5, [X22, 0xd0])
Insn(ffff985def08: mov X0, 11)
Insn(ffff985def0c: movk X0, 1200000)
Insn(ffff985def10: mov X1, 0)
Insn(ffff985def14: mov X3, 0)
Insn(ffff985def18: add X4, X22, d0)
Insn(ffff985def1c: sub W2, WZR, W5, lsl 0x0)
Insn(ffff985def20: mov X8, dc)
Insn(ffff985def24: str W2, [X22, 0xd4])
Insn(ffff985def28: mov X2, 0)
Insn(ffff985def2c: svc 0, PSTATE)
Insn(ffff985def30: adds XZR, X0, 1000, PSTATE)
CFWidget(ffff985def34,<cond>)
In edges:
Out edges:
}
RelocBlock(/usr/lib64/libc-2.24.so: __GI___fork ffff985def38/16/-1) {
Insn(ffff985def38: mov W20, W0)
CFWidget(ffff985def3c,<cond>)
In edges:
Out edges:
}
RelocBlock(/usr/lib64/libc-2.24.so: __GI___fork ffff985def40/17/-1) {
Insn(ffff985def40: ldr W2, [X22, 0xd0])
Insn(ffff985def44: subs WZR, W6, W2, lsl 0x0, PSTATE)
CFWidget(ffff985def48,<cond>)
In edges:
Out edges:
}
RelocBlock(/usr/lib64/libc-2.24.so: __GI___fork ffff985def4c/18/-1) {
Insn(ffff985def4c: adrp X0, 986c5f4c)
Insn(ffff985def50: ldr X0, [X0, 0x108])
CFWidget(ffff985def54,<cond>)
In edges:
Out edges:
}
RelocBlock(/usr/lib64/libc-2.24.so: __GI___fork ffff985def58/19/-1) {
Insn(ffff985def58: ldr X1, [X0, 0x0])
Insn(ffff985def5c: add X1, X1, 4)
Insn(ffff985def60: str X1, [X0, 0x0])
CFWidget(ffff985def58,)
In edges:
Out edges:
}
RelocBlock(/usr/lib64/libc-2.24.so: __GI___fork ffff985def64/20/-1) {
Insn(ffff985def64: adrp X0, 986c5f64)
Insn(ffff985def68: ldr W0, [X0, 0x100])
Insn(ffff985def6c: str W2, [X22, 0xd4])
CFWidget(ffff985def70,<cond>)
In edges:
Out edges:
}
RelocBlock(/usr/lib64/libc-2.24.so: __GI___fork ffff985def74/21/-1) {
CFWidget(ffff985def74,<cond>)
In edges:
Out edges:
}
RelocBlock(/usr/lib64/libc-2.24.so: __GI___fork ffff985def78/22/-1) {
Insn(ffff985def78: adrp X0, 986bff78)
Insn(ffff985def7c: mov W2, 1)
Insn(ffff985def80: mov W21, W2)
Insn(ffff985def84: ldr X0, [X0, 0xdb0])
Insn(ffff985def88: add X1, X0, 988)
Insn(ffff985def8c: stp XZR, XZR, [X1, 0x10])
Insn(ffff985def90: stp XZR, XZR, [X1, 0x0])
Insn(ffff985def94: stp XZR, XZR, [X1, 0x20])
Insn(ffff985def98: str W2, [X0, 0x998])
CFWidget(ffff985def9c,<cond>)
In edges:
Out edges:
}
RelocBlock(/usr/lib64/libc-2.24.so: __GI___fork ffff985defa0/23/-1) {
Insn(ffff985defa0: ldr X0, [X19, 0x0])
Insn(ffff985defa4: ldr X1, [X0, 0x18])
CFWidget(ffff985defa8,<cond>)
In edges:
Out edges:
}
RelocBlock(/usr/lib64/libc-2.24.so: __GI___fork ffff985defac/24/-1) {
CFWidget(ffff985defac,<ind><call>)
In edges:
Out edges:
}
RelocBlock(/usr/lib64/libc-2.24.so: __GI___fork ffff985defb0/25/-1) {
Insn(ffff985defb0: ldr X0, [X19, 0x0])
CFWidget(ffff985defb0,)
In edges:
Out edges:
}
RelocBlock(/usr/lib64/libc-2.24.so: __GI___fork ffff985defb4/26/-1) {
Insn(ffff985defb4: ldr X19, [X19, 0x8])
Insn(ffff985defb8: str W21, [X0, 0x28])
CFWidget(ffff985defbc,<cond>)
In edges:
Out edges:
}
RelocBlock(/usr/lib64/libc-2.24.so: __GI___fork ffff985defc0/27/-1) {
Insn(ffff985defc0: adrp X0, 986c3fc0)
Insn(ffff985defc4: str WZR, [X0, 0x3e0])
CFWidget(ffff985defc0,)
In edges:
Out edges:
}
RelocBlock(/usr/lib64/libc-2.24.so: __GI___fork ffff985defc8/28/-1) {
Insn(ffff985defc8: add SP, X29, 0)
Insn(ffff985defcc: mov W0, W20)
Insn(ffff985defd0: ldr D8, [SP, 0x40])
Insn(ffff985defd4: ldp X19, X20, [SP, 0x10])
Insn(ffff985defd8: ldp X21, X22, [SP, 0x20])
Insn(ffff985defdc: ldp X23, X24, [SP, 0x30])
Insn(ffff985defe0: ldp X29, X30, [SP], 60)
CFWidget(ffff985defe4,<ind>)
In edges:
Out edges:
}
RelocBlock(/usr/lib64/libc-2.24.so: __GI___fork ffff985defe8/29/-1) {
Insn(ffff985defe8: adrp X1, 986bffe8)
Insn(ffff985defec: ldr X1, [X1, 0xe40])
Insn(ffff985deff0: sub W0, WZR, W0, lsl 0x0)
Insn(ffff985deff4: mov W20, 0)
Insn(ffff985deff8: str W0, [X24, X1, lsl 0x0])
CFWidget(ffff985defe8,)
In edges:
Out edges:
}
RelocBlock(/usr/lib64/libc-2.24.so: __GI___fork ffff985deffc/30/-1) {
Insn(ffff985deffc: ldr W0, [X22, 0xd0])
Insn(ffff985df000: subs WZR, W6, W0, lsl 0x0, PSTATE)
CFWidget(ffff985df004,<cond>)
In edges:
Out edges:
}
RelocBlock(/usr/lib64/libc-2.24.so: __GI___fork ffff985df008/31/-1) {
Insn(ffff985df008: str W5, [X22, 0xd4])
CFWidget(ffff985df00c,<cond>)
In edges:
Out edges:
}
RelocBlock(/usr/lib64/libc-2.24.so: __GI___fork ffff985df010/32/-1) {
CFWidget(ffff985df010,<cond>)
In edges:
Out edges:
}
RelocBlock(/usr/lib64/libc-2.24.so: __GI___fork ffff985df014/33/-1) {
Insn(ffff985df014: ldr X0, [X19, 0x0])
Insn(ffff985df018: ldr X1, [X0, 0x10])
CFWidget(ffff985df01c,<cond>)
In edges:
Out edges:
}
RelocBlock(/usr/lib64/libc-2.24.so: __GI___fork ffff985df020/34/-1) {
CFWidget(ffff985df020,<ind><call>)
In edges:
Out edges:
}
RelocBlock(/usr/lib64/libc-2.24.so: __GI___fork ffff985df024/35/-1) {
Insn(ffff985df024: ldr X0, [X19, 0x0])
CFWidget(ffff985df024,)
In edges:
Out edges:
}
RelocBlock(/usr/lib64/libc-2.24.so: __GI___fork ffff985df028/36/-1) {
Insn(ffff985df028: add X0, X0, 28)
CFWidget(ffff985df028,)
In edges:
Out edges:
}
RelocBlock(/usr/lib64/libc-2.24.so: __GI___fork ffff985df02c/37/-1) {
Insn(ffff985df02c: ldaxr W1, [X0])
Insn(ffff985df030: sub W2, W1, 1)
Insn(ffff985df034: stxr W3, W2, [X0])
CFWidget(ffff985df038,<cond>)
In edges:
Out edges:
}
RelocBlock(/usr/lib64/libc-2.24.so: __GI___fork ffff985df03c/38/-1) {
Insn(ffff985df03c: subs WZR, W1, 1, PSTATE)
CFWidget(ffff985df040,<cond>)
In edges:
Out edges:
}
RelocBlock(/usr/lib64/libc-2.24.so: __GI___fork ffff985df044/39/-1) {
Insn(ffff985df044: ldr X19, [X19, 0x8])
CFWidget(ffff985df048,)
In edges:
Out edges:
}
RelocBlock(/usr/lib64/libc-2.24.so: __GI___fork ffff985df050/40/-1) {
Insn(ffff985df050: ldr X0, [X19, 0x0])
Insn(ffff985df054: ldr W1, [X0, 0x2c])
CFWidget(ffff985df058,<cond>)
In edges:
Out edges:
}
RelocBlock(/usr/lib64/libc-2.24.so: __GI___fork ffff985df05c/41/-1) {
Insn(ffff985df05c: add X0, X0, 28)
Insn(ffff985df060: mov X1, 81)
Insn(ffff985df064: mov X2, 1)
Insn(ffff985df068: mov X3, 0)
Insn(ffff985df06c: mov X8, 62)
Insn(ffff985df070: svc 0, PSTATE)
Insn(ffff985df074: adds XZR, X0, 1000, PSTATE)
CFWidget(ffff985df078,<cond>)
In edges:
Out edges:
}
RelocBlock(/usr/lib64/libc-2.24.so: __GI___fork ffff985df07c/42/-1) {
Insn(ffff985df07c: adds WZR, W0, 16, PSTATE)
CFWidget(ffff985df080,<cond>)
In edges:
Out edges:
}
RelocBlock(/usr/lib64/libc-2.24.so: __GI___fork ffff985df084/43/-1) {
Insn(ffff985df084: adds WZR, W0, e, PSTATE)
CFWidget(ffff985df088,<cond>)
In edges:
Out edges:
}
RelocBlock(/usr/lib64/libc-2.24.so: __GI___fork ffff985df08c/44/-1) {
Insn(ffff985df08c: adrp X0, 9867108c)
Insn(ffff985df090: add X0, X0, 410)
CFWidget(ffff985df094,<call>)
In edges:
Out edges:
}
RelocBlock(/usr/lib64/libc-2.24.so: __GI___fork ffff985df098/45/-1) {
Insn(ffff985df098: ldr X20, [X1, 0x118])
Insn(ffff985df09c: str W4, [X29, 0x5c])
CFWidget(ffff985df0a0,<cond>)
In edges:
Out edges:
}
RelocBlock(/usr/lib64/libc-2.24.so: __GI___fork ffff985df0a4/46/-1) {
Insn(ffff985df0a4: mov X19, 0)
CFWidget(ffff985df0a8,<cond>)
In edges:
Out edges:
}
RelocBlock(/usr/lib64/libc-2.24.so: __GI___fork ffff985df0ac/47/-1) {
CFWidget(ffff985df0ac,<call>)
In edges:
Out edges:
}
RelocBlock(/usr/lib64/libc-2.24.so: __GI___fork ffff985df0b0/48/-1) {
CFWidget(ffff985df0b0,<call>)
In edges:
Out edges:
}
RelocBlock(/usr/lib64/libc-2.24.so: __GI___fork ffff985df0b4/49/-1) {
CFWidget(ffff985df0b4,)
In edges:
Out edges:
}
RelocBlock(/usr/lib64/libc-2.24.so: __GI___fork ffff985df0b8/50/-1) {
CFWidget(ffff985df0b8,<call>)
In edges:
Out edges:
}
RelocBlock(/usr/lib64/libc-2.24.so: __GI___fork ffff985df0bc/51/-1) {
CFWidget(ffff985df0bc,<call>)
In edges:
Out edges:
}
RelocBlock(/usr/lib64/libc-2.24.so: __GI___fork ffff985df0c0/52/-1) {
CFWidget(ffff985df0c0,)
In edges:
Out edges:
}
RelocBlock(/usr/lib64/libc-2.24.so: __GI___fork ffff985df0c8/53/-1) {
CFWidget(ffff985df0c8,<call>)
In edges:
Out edges:
}
RelocBlock(/usr/lib64/libc-2.24.so: __GI___fork ffff985df0cc/54/-1) {
Insn(ffff985df0cc: movi D8, 0)
CFWidget(ffff985df0d0,<call>)
In edges:
Out edges:
}
RelocBlock(/usr/lib64/libc-2.24.so: __GI___fork ffff985df0d4/55/-1) {
Insn(ffff985df0d4: mov X21, X0)
CFWidget(ffff985df0d8,)
In edges:
Out edges:
}
RelocBlock(/usr/lib64/libc-2.24.so: __GI___fork ffff985df0e0/56/-1) {
Insn(ffff985df0e0: mov X0, X21)
CFWidget(ffff985df0e4,<call>)
In edges:
Out edges:
}
RelocBlock(/usr/lib64/libc-2.24.so: __GI___fork ffff985df0e8/57/-1) {
Insn(ffff985df0e8: mov X21, X0)
CFWidget(ffff985df0e8,)
In edges:
Out edges:
}
RelocBlock(/usr/lib64/libc-2.24.so: __GI___fork ffff985df0ec/58/-1) {
CFWidget(ffff985df0ec,<call>)
In edges:
Out edges:
}
RelocBlock(/usr/lib64/libc-2.24.so: __GI___fork ffff985df0f0/59/-1) {
Insn(ffff985df0f0: subs XZR, X21, X0, lsl 0x0, PSTATE)
CFWidget(ffff985df0f4,<cond>)
In edges:
Out edges:
}
RelocBlock(/usr/lib64/libc-2.24.so: __GI___fork ffff985df0f8/60/-1) {
Insn(ffff985df0f8: mov X0, X21)
CFWidget(ffff985df0fc,<call>)
In edges:
Out edges:
}
RelocBlock(/usr/lib64/libc-2.24.so: __GI___fork ffff985df100/61/-1) {
Insn(ffff985df100: ldr W0, [X0, 0x0])
CFWidget(ffff985df104,<cond>)
In edges:
Out edges:
}
RelocBlock(/usr/lib64/libc-2.24.so: __GI___fork ffff985df108/62/-1) {
Insn(ffff985df108: mov X0, X21)
CFWidget(ffff985df10c,<call>)
In edges:
Out edges:
}
RelocBlock(/usr/lib64/libc-2.24.so: __GI___fork ffff985df110/63/-1) {
Insn(ffff985df110: ldr X0, [X0, 0x88])
Insn(ffff985df114: str D8, [X0, 0x0])
Insn(ffff985df118: str XZR, [X0, 0x8])
CFWidget(ffff985df11c,)
In edges:
Out edges:
}
RelocBlock(/usr/lib64/libc-2.24.so: __GI___fork ffff985df120/64/-1) {
Insn(ffff985df120: adrp X2, 986bf120)
Insn(ffff985df124: adrp X1, 986c5124)
Insn(ffff985df128: mov X0, X22)
Insn(ffff985df12c: ldr X2, [X2, 0xe38])
Insn(ffff985df130: ldr X1, [X1, 0xf8])
Insn(ffff985df134: ldr X2, [X2, 0x0])
Insn(ffff985df138: eor X1, X1, X2, lsl 0x0)
CFWidget(ffff985df13c,<ind><call>)
In edges:
Out edges:
}
RelocBlock(/usr/lib64/libc-2.24.so: __GI___fork ffff985df140/65/-1) {
CFWidget(ffff985df140,<cond>)
In edges:
Out edges:
}
RelocBlock(/usr/lib64/libc-2.24.so: __GI___fork ffff985df144/66/-1) {
CFWidget(ffff985df144,)
In edges:
Out edges:
}
RelocBlock(/usr/lib64/libc-2.24.so: __GI___fork ffff985df148/67/-1) {
CFWidget(ffff985df148,<call>)
In edges:
Out edges:
}
RelocBlock(/usr/lib64/libc-2.24.so: __GI___fork ffff985df14c/68/-1) {
CFWidget(ffff985df14c,)
In edges:
Out edges:
}
RelocBlock(/usr/lib64/libc-2.24.so: __GI___fork ffff985df150/69/-1) {
Insn(ffff985df150: adrp X3, 9866c150)
Insn(ffff985df154: adrp X1, 98671154)
Insn(ffff985df158: adrp X0, 98671158)
Insn(ffff985df15c: add X3, X3, b50)
Insn(ffff985df160: add X1, X1, 3a0)
Insn(ffff985df164: add X0, X0, 3b8)
Insn(ffff985df168: mov W2, 9c)
CFWidget(ffff985df16c,<call>)
In edges:
Out edges:
}
RelocBlock(/usr/lib64/libc-2.24.so: __GI___fork ffff985df170/70/-1) {
Insn(ffff985df170: adrp X3, 9866c170)
Insn(ffff985df174: adrp X1, 98671174)
Insn(ffff985df178: adrp X0, 98671178)
Insn(ffff985df17c: add X3, X3, b50)
Insn(ffff985df180: add X1, X1, 3a0)
Insn(ffff985df184: add X0, X0, 3e0)
Insn(ffff985df188: mov W2, ea)
CFWidget(ffff985df18c,<call>)
In edges:
Out edges:
}
}
determineSpringboards (entry block): __GI___fork / ffff985dee50 is required
PCRelTrans: processing block (ID= 0) 0x14e97c40 with 11 elements.
... isPCRelData at ffff985dee54
PCRelTrans: processing block (ID= 1) 0x169b2b10 with 2 elements.
PCRelTrans: processing block (ID= 2) 0x16285090 with 3 elements.
PCRelTrans: processing block (ID= 3) 0x14f81920 with 5 elements.
PCRelTrans: processing block (ID= 4) 0x17010450 with 3 elements.
PCRelTrans: processing block (ID= 5) 0x16915020 with 2 elements.
PCRelTrans: processing block (ID= 6) 0x16331c30 with 1 elements.
PCRelTrans: processing block (ID= 7) 0x15faf710 with 2 elements.
PCRelTrans: processing block (ID= 8) 0x14c77f80 with 2 elements.
PCRelTrans: processing block (ID= 9) 0x16c8ceb0 with 4 elements.
PCRelTrans: processing block (ID= 10) 0x14ef6710 with 2 elements.
PCRelTrans: processing block (ID= 11) 0x15532960 with 2 elements.
PCRelTrans: processing block (ID= 12) 0x159efa00 with 1 elements.
... CFT not evallable, ret false from isGetPC
PCRelTrans: processing block (ID= 13) 0x16938800 with 7 elements.
PCRelTrans: processing block (ID= 14) 0x16a07f00 with 1 elements.
PCRelTrans: processing block (ID= 15) 0x15644100 with 13 elements.
PCRelTrans: processing block (ID= 16) 0x1595fe00 with 2 elements.
PCRelTrans: processing block (ID= 17) 0x161b4e90 with 3 elements.
PCRelTrans: processing block (ID= 18) 0x140c9c80 with 3 elements.
... isPCRelData at ffff985def4c
PCRelTrans: processing block (ID= 19) 0x14275bc0 with 4 elements.
PCRelTrans: processing block (ID= 20) 0x140e4a70 with 4 elements.
... isPCRelData at ffff985def64
PCRelTrans: processing block (ID= 21) 0x1403a4d0 with 1 elements.
PCRelTrans: processing block (ID= 22) 0x141d00e0 with 10 elements.
... isPCRelData at ffff985def78
PCRelTrans: processing block (ID= 23) 0x14211800 with 3 elements.
PCRelTrans: processing block (ID= 24) 0x140eaee0 with 1 elements.
... CFT not evallable, ret false from isGetPC
PCRelTrans: processing block (ID= 25) 0x164db340 with 2 elements.
PCRelTrans: processing block (ID= 26) 0x16bbb620 with 3 elements.
PCRelTrans: processing block (ID= 27) 0x152e1e50 with 3 elements.
... isPCRelData at ffff985defc0
PCRelTrans: processing block (ID= 28) 0x153b5330 with 8 elements.
PCRelTrans: processing block (ID= 29) 0x145030c0 with 6 elements.
... isPCRelData at ffff985defe8
PCRelTrans: processing block (ID= 30) 0x1475d840 with 3 elements.
PCRelTrans: processing block (ID= 31) 0x169dfa80 with 2 elements.
PCRelTrans: processing block (ID= 32) 0x15a437c0 with 1 elements.
PCRelTrans: processing block (ID= 33) 0x151a3a80 with 3 elements.
PCRelTrans: processing block (ID= 34) 0x15019b20 with 1 elements.
... CFT not evallable, ret false from isGetPC
PCRelTrans: processing block (ID= 35) 0x1526f4e0 with 2 elements.
PCRelTrans: processing block (ID= 36) 0x1547ce80 with 2 elements.
PCRelTrans: processing block (ID= 37) 0x155261e0 with 4 elements.
PCRelTrans: processing block (ID= 38) 0x14551500 with 2 elements.
PCRelTrans: processing block (ID= 39) 0x14f06100 with 2 elements.
PCRelTrans: processing block (ID= 40) 0x15e6e890 with 3 elements.
PCRelTrans: processing block (ID= 41) 0x158a1850 with 8 elements.
PCRelTrans: processing block (ID= 42) 0x16af6ea0 with 2 elements.
PCRelTrans: processing block (ID= 43) 0x146e1ad0 with 2 elements.
PCRelTrans: processing block (ID= 44) 0x1555bb70 with 3 elements.
... isPCRelData at ffff985df08c
... decoded target insns stp X29, X30, [SP, 0xffffffffffffffe0], add X29, SP, 0x0, lsl 0x0
PCRelTrans: processing block (ID= 45) 0x163853d0 with 3 elements.
PCRelTrans: processing block (ID= 46) 0x17217bc0 with 2 elements.
PCRelTrans: processing block (ID= 47) 0x158a9fd0 with 1 elements.
... decoded target insns stp X29, X30, [SP, 0xffffffffffffffd0], add X29, SP, 0x0, lsl 0x0
PCRelTrans: processing block (ID= 48) 0x162533e0 with 1 elements.
... decoded target insns adrp X0, PC + 0x113000, ldr W0, [X0, 0x138]
PCRelTrans: processing block (ID= 49) 0x16a844c0 with 1 elements.
PCRelTrans: processing block (ID= 50) 0x170d4c70 with 1 elements.
... decoded target insns adrp X0, PC + 0x113000, ldr W0, [X0, 0x138]
PCRelTrans: processing block (ID= 51) 0x154c2af0 with 1 elements.
... decoded target insns adrp X0, PC + 0x11b000, add X0, X0, 0x4c8, lsl 0x0
PCRelTrans: processing block (ID= 52) 0x16837d60 with 1 elements.
PCRelTrans: processing block (ID= 53) 0x1492e9f0 with 1 elements.
... decoded target insns adrp X0, PC + 0x113000, ldr W0, [X0, 0x138]
PCRelTrans: processing block (ID= 54) 0x14a61850 with 2 elements.
... decoded target insns adrp X0, PC + 0x11a000, ldr X0, [X0, 0x3a0]
PCRelTrans: processing block (ID= 55) 0x16257fa0 with 2 elements.
PCRelTrans: processing block (ID= 56) 0x152d7100 with 2 elements.
... decoded target insns ldr X0, [X0, 0x68], ret X30, PC
PCRelTrans: processing block (ID= 57) 0x144ecfa0 with 2 elements.
PCRelTrans: processing block (ID= 58) 0x154d1d50 with 1 elements.
... decoded target insns mov X0, 0x0, lsl 0x0, ret X30, PC
PCRelTrans: processing block (ID= 59) 0x154f3060 with 2 elements.
PCRelTrans: processing block (ID= 60) 0x16963e50 with 2 elements.
... decoded target insns ret X30, PC, hint 0x0
PCRelTrans: processing block (ID= 61) 0x14e0dca0 with 2 elements.
PCRelTrans: processing block (ID= 62) 0x1403c790 with 2 elements.
... decoded target insns ret X30, PC, hint 0x0
PCRelTrans: processing block (ID= 63) 0x1551dfb0 with 4 elements.
PCRelTrans: processing block (ID= 64) 0x157483f0 with 8 elements.
... isPCRelData at ffff985df120
... isPCRelData at ffff985df124
... CFT not evallable, ret false from isGetPC
PCRelTrans: processing block (ID= 65) 0x15f2d7f0 with 1 elements.
PCRelTrans: processing block (ID= 66) 0x15914cd0 with 1 elements.
PCRelTrans: processing block (ID= 67) 0x15bd6c90 with 1 elements.
... decoded target insns movi D0, 0x0, lsl 0x0, adrp X0, PC + 0x11b000
PCRelTrans: processing block (ID= 68) 0x15943720 with 1 elements.
PCRelTrans: processing block (ID= 69) 0x1706e470 with 8 elements.
... isPCRelData at ffff985df150
... isPCRelData at ffff985df154
... isPCRelData at ffff985df158
... decoded target insns stp X29, X30, [SP, 0xffffffffffffffd0], adrp X4, PC + 0x111000
PCRelTrans: processing block (ID= 70) 0x14294ac0 with 8 elements.
... isPCRelData at ffff985df170
... isPCRelData at ffff985df174
... isPCRelData at ffff985df178
... decoded target insns stp X29, X30, [SP, 0xffffffffffffffd0], adrp X4, PC + 0x111000
Inst transformer
Processing trace 0 @ ffff985dee50
Adding function entry at trace 0
Processing trace 1 @ ffff985dee78
Processing trace 2 @ ffff985dee80
Processing trace 3 @ ffff985dee8c
Processing trace 4 @ ffff985dee9c
Processing trace 5 @ ffff985deea8
Processing trace 6 @ ffff985deeb0
Processing trace 7 @ ffff985deeb4
Processing trace 8 @ ffff985deec0
Processing trace 9 @ ffff985deec4
Processing trace 10 @ ffff985deed4
Processing trace 11 @ ffff985deed8
Processing trace 12 @ ffff985deee0
Processing trace 13 @ ffff985deee4
Processing trace 14 @ ffff985def00
Processing trace 15 @ ffff985def04
Processing trace 16 @ ffff985def38
Processing trace 17 @ ffff985def40
Processing trace 18 @ ffff985def4c
Processing trace 19 @ ffff985def58
Processing trace 20 @ ffff985def64
Processing trace 21 @ ffff985def74
Processing trace 22 @ ffff985def78
Processing trace 23 @ ffff985defa0
Processing trace 24 @ ffff985defac
Processing trace 25 @ ffff985defb0
Processing trace 26 @ ffff985defb4
Processing trace 27 @ ffff985defc0
Processing trace 28 @ ffff985defc8
Processing trace 29 @ ffff985defe8
Processing trace 30 @ ffff985deffc
Processing trace 31 @ ffff985df008
Processing trace 32 @ ffff985df010
Processing trace 33 @ ffff985df014
Processing trace 34 @ ffff985df020
Processing trace 35 @ ffff985df024
Processing trace 36 @ ffff985df028
Processing trace 37 @ ffff985df02c
Processing trace 38 @ ffff985df03c
Processing trace 39 @ ffff985df044
Processing trace 40 @ ffff985df050
Processing trace 41 @ ffff985df05c
Processing trace 42 @ ffff985df07c
Processing trace 43 @ ffff985df084
Processing trace 44 @ ffff985df08c
Processing trace 45 @ ffff985df098
Processing trace 46 @ ffff985df0a4
Processing trace 47 @ ffff985df0ac
Processing trace 48 @ ffff985df0b0
Processing trace 49 @ ffff985df0b4
Processing trace 50 @ ffff985df0b8
Processing trace 51 @ ffff985df0bc
Processing trace 52 @ ffff985df0c0
Processing trace 53 @ ffff985df0c8
Processing trace 54 @ ffff985df0cc
Processing trace 55 @ ffff985df0d4
Processing trace 56 @ ffff985df0e0
Processing trace 57 @ ffff985df0e8
Processing trace 58 @ ffff985df0ec
Processing trace 59 @ ffff985df0f0
Processing trace 60 @ ffff985df0f8
Processing trace 61 @ ffff985df100
Processing trace 62 @ ffff985df108
Processing trace 63 @ ffff985df110
Processing trace 64 @ ffff985df120
Processing trace 65 @ ffff985df140
Processing trace 66 @ ffff985df144
Processing trace 67 @ ffff985df148
Processing trace 68 @ ffff985df14c
Processing trace 69 @ ffff985df150
Processing trace 70 @ ffff985df170
Debugging CodeMover
CodeMover() {
RelocBlock(/usr/lib64/libc-2.24.so: __GI___fork ffff985dee50/71/-1) {
InstWidget()
CFWidget(ffff985dee50,)
In edges: B{ffff9863cd9c/+}, B{ffff9860ed98/+}, B{ffff985fec60/+}, B{ffff985ff5d4/+}, B{ffff98598ca4/+},
Out edges:T{0/+}<fallthrough>,
}
RelocBlock(/usr/lib64/libc-2.24.so: __GI___fork ffff985dee50/0/-1) {
Insn(ffff985dee50: stp X29, X30, [SP, 0xffffffffffffffa0])
PCRel(adrp X1, PC + 0xe7000)
Insn(ffff985dee58: add X29, SP, 0)
Insn(ffff985dee5c: stp X23, X24, [SP, 0x30])
Insn(ffff985dee60: mrs X24, TPIDR_EL0)
Insn(ffff985dee64: stp X21, X22, [SP, 0x20])
Insn(ffff985dee68: sub X22, X24, 6f0)
Insn(ffff985dee6c: stp X19, X20, [SP, 0x10])
Insn(ffff985dee70: str D8, [SP, 0x40])
Insn(ffff985dee74: ldr W23, [X22, 0x0])
CFWidget(ffff985dee50,)
In edges: T{71/+},
Out edges:T{1/+}<fallthrough>,
}
RelocBlock(/usr/lib64/libc-2.24.so: __GI___fork ffff985dee78/1/-1) {
Insn(ffff985dee78: ldr X20, [X1, 0x118])
CFWidget(ffff985dee7c,<cond>)
In edges: T{0/+}, T{2/+},
Out edges:T{46/+}<cond_taken>, T{2/+}<cond_not_taken>,
}
RelocBlock(/usr/lib64/libc-2.24.so: __GI___fork ffff985dee80/2/-1) {
Insn(ffff985dee80: dmb b)
Insn(ffff985dee84: ldr W0, [X20, 0x28])
CFWidget(ffff985dee88,<cond>)
In edges: T{1/+}, T{45/+},
Out edges:T{1/+}<cond_taken>, T{3/+}<cond_not_taken>,
}
RelocBlock(/usr/lib64/libc-2.24.so: __GI___fork ffff985dee8c/3/-1) {
Insn(ffff985dee8c: ldr X2, [X1, 0x118])
Insn(ffff985dee90: add W3, W0, 1)
Insn(ffff985dee94: str W0, [X29, 0x5c])
Insn(ffff985dee98: add X2, X2, 28)
CFWidget(ffff985dee8c,)
In edges: T{2/+},
Out edges:T{4/+}<fallthrough>,
}
RelocBlock(/usr/lib64/libc-2.24.so: __GI___fork ffff985dee9c/4/-1) {
Insn(ffff985dee9c: ldaxr W4, [X2])
Insn(ffff985deea0: subs WZR, W4, W0, lsl 0x0, PSTATE)
CFWidget(ffff985deea4,<cond>)
In edges: T{3/+}, T{5/+},
Out edges:T{6/+}<cond_taken>, T{5/+}<cond_not_taken>,
}
RelocBlock(/usr/lib64/libc-2.24.so: __GI___fork ffff985deea8/5/-1) {
Insn(ffff985deea8: stxr W5, W3, [X2])
CFWidget(ffff985deeac,<cond>)
In edges: T{4/+},
Out edges:T{4/+}<cond_taken>, T{6/+}<cond_not_taken>,
}
RelocBlock(/usr/lib64/libc-2.24.so: __GI___fork ffff985deeb0/6/-1) {
CFWidget(ffff985deeb0,<cond>)
In edges: T{4/+}, T{5/+},
Out edges:T{45/+}<cond_taken>, T{7/+}<cond_not_taken>,
}
RelocBlock(/usr/lib64/libc-2.24.so: __GI___fork ffff985deeb4/7/-1) {
Insn(ffff985deeb4: mov X21, 0)
CFWidget(ffff985deeb8,)
In edges: T{6/+},
Out edges:T{11/+}<direct>,
}
RelocBlock(/usr/lib64/libc-2.24.so: __GI___fork ffff985deec0/8/-1) {
Insn(ffff985deec0: add X1, X20, 28)
CFWidget(ffff985deec0,)
In edges: T{13/+},
Out edges:T{9/+}<fallthrough>,
}
RelocBlock(/usr/lib64/libc-2.24.so: __GI___fork ffff985deec4/9/-1) {
Insn(ffff985deec4: ldaxr W2, [X1])
Insn(ffff985deec8: add W2, W2, 1)
Insn(ffff985deecc: stxr W3, W2, [X1])
CFWidget(ffff985deed0,<cond>)
In edges: T{8/+}, T{9/+},
Out edges:T{9/+}<cond_taken>, T{10/+}<cond_not_taken>,
}
RelocBlock(/usr/lib64/libc-2.24.so: __GI___fork ffff985deed4/10/-1) {
Insn(ffff985deed4: mov X21, X0)
CFWidget(ffff985deed4,)
In edges: T{9/+},
Out edges:T{11/+}<fallthrough>,
}
RelocBlock(/usr/lib64/libc-2.24.so: __GI___fork ffff985deed8/11/-1) {
Insn(ffff985deed8: ldr X0, [X20, 0x8])
CFWidget(ffff985deedc,<cond>)
In edges: T{7/+}, T{10/+},
Out edges:T{13/+}<cond_taken>, T{12/+}<cond_not_taken>,
}
RelocBlock(/usr/lib64/libc-2.24.so: __GI___fork ffff985deee0/12/-1) {
CFWidget(ffff985deee0,<ind><call>)
In edges: T{11/+},
Out edges:T{13/+}<call_ft>,
}
RelocBlock(/usr/lib64/libc-2.24.so: __GI___fork ffff985deee4/13/-1) {
Insn(ffff985deee4: sub SP, SP, 20)
Insn(ffff985deee8: add X0, SP, 0)
Insn(ffff985deeec: add X19, SP, 0)
Insn(ffff985deef0: str X20, [SP, 0x0])
Insn(ffff985deef4: ldr X20, [X20, 0x0])
Insn(ffff985deef8: str X21, [SP, 0x8])
CFWidget(ffff985deefc,<cond>)
In edges: T{11/+}, T{12/+},
Out edges:T{8/+}<cond_taken>, T{14/+}<cond_not_taken>,
}
RelocBlock(/usr/lib64/libc-2.24.so: __GI___fork ffff985def00/14/-1) {
CFWidget(ffff985def00,<cond>)
In edges: T{13/+},
Out edges:T{47/+}<cond_taken>, T{15/+}<cond_not_taken>,
}
RelocBlock(/usr/lib64/libc-2.24.so: __GI___fork ffff985def04/15/-1) {
Insn(ffff985def04: ldp W6, W5, [X22, 0xd0])
Insn(ffff985def08: mov X0, 11)
Insn(ffff985def0c: movk X0, 1200000)
Insn(ffff985def10: mov X1, 0)
Insn(ffff985def14: mov X3, 0)
Insn(ffff985def18: add X4, X22, d0)
Insn(ffff985def1c: sub W2, WZR, W5, lsl 0x0)
Insn(ffff985def20: mov X8, dc)
Insn(ffff985def24: str W2, [X22, 0xd4])
Insn(ffff985def28: mov X2, 0)
Insn(ffff985def2c: svc 0, PSTATE)
Insn(ffff985def30: adds XZR, X0, 1000, PSTATE)
CFWidget(ffff985def34,<cond>)
In edges: T{14/+}, T{46/+}, T{49/+},
Out edges:T{29/+}<cond_taken>, T{16/+}<cond_not_taken>,
}
RelocBlock(/usr/lib64/libc-2.24.so: __GI___fork ffff985def38/16/-1) {
Insn(ffff985def38: mov W20, W0)
CFWidget(ffff985def3c,<cond>)
In edges: T{15/+},
Out edges:T{30/+}<cond_taken>, T{17/+}<cond_not_taken>,
}
RelocBlock(/usr/lib64/libc-2.24.so: __GI___fork ffff985def40/17/-1) {
Insn(ffff985def40: ldr W2, [X22, 0xd0])
Insn(ffff985def44: subs WZR, W6, W2, lsl 0x0, PSTATE)
CFWidget(ffff985def48,<cond>)
In edges: T{16/+},
Out edges:T{69/+}<cond_taken>, T{18/+}<cond_not_taken>,
}
RelocBlock(/usr/lib64/libc-2.24.so: __GI___fork ffff985def4c/18/-1) {
PCRel(adrp X0, PC + 0xe7000)
Insn(ffff985def50: ldr X0, [X0, 0x108])
CFWidget(ffff985def54,<cond>)
In edges: T{17/+},
Out edges:T{20/+}<cond_taken>, T{19/+}<cond_not_taken>,
}
RelocBlock(/usr/lib64/libc-2.24.so: __GI___fork ffff985def58/19/-1) {
Insn(ffff985def58: ldr X1, [X0, 0x0])
Insn(ffff985def5c: add X1, X1, 4)
Insn(ffff985def60: str X1, [X0, 0x0])
CFWidget(ffff985def58,)
In edges: T{18/+},
Out edges:T{20/+}<fallthrough>,
}
RelocBlock(/usr/lib64/libc-2.24.so: __GI___fork ffff985def64/20/-1) {
PCRel(adrp X0, PC + 0xe7000)
Insn(ffff985def68: ldr W0, [X0, 0x100])
Insn(ffff985def6c: str W2, [X22, 0xd4])
CFWidget(ffff985def70,<cond>)
In edges: T{18/+}, T{19/+},
Out edges:T{64/+}<cond_taken>, T{21/+}<cond_not_taken>,
}
RelocBlock(/usr/lib64/libc-2.24.so: __GI___fork ffff985def74/21/-1) {
CFWidget(ffff985def74,<cond>)
In edges: T{20/+},
Out edges:T{53/+}<cond_taken>, T{22/+}<cond_not_taken>,
}
RelocBlock(/usr/lib64/libc-2.24.so: __GI___fork ffff985def78/22/-1) {
PCRel(adrp X0, PC + 0xe1000)
Insn(ffff985def7c: mov W2, 1)
Insn(ffff985def80: mov W21, W2)
Insn(ffff985def84: ldr X0, [X0, 0xdb0])
Insn(ffff985def88: add X1, X0, 988)
Insn(ffff985def8c: stp XZR, XZR, [X1, 0x10])
Insn(ffff985def90: stp XZR, XZR, [X1, 0x0])
Insn(ffff985def94: stp XZR, XZR, [X1, 0x20])
Insn(ffff985def98: str W2, [X0, 0x998])
CFWidget(ffff985def9c,<cond>)
In edges: T{21/+}, T{65/+}, T{68/+},
Out edges:T{27/+}<cond_taken>, T{23/+}<cond_not_taken>,
}
RelocBlock(/usr/lib64/libc-2.24.so: __GI___fork ffff985defa0/23/-1) {
Insn(ffff985defa0: ldr X0, [X19, 0x0])
Insn(ffff985defa4: ldr X1, [X0, 0x18])
CFWidget(ffff985defa8,<cond>)
In edges: T{22/+}, T{26/+},
Out edges:T{26/+}<cond_taken>, T{24/+}<cond_not_taken>,
}
RelocBlock(/usr/lib64/libc-2.24.so: __GI___fork ffff985defac/24/-1) {
CFWidget(ffff985defac,<ind><call>)
In edges: T{23/+},
Out edges:T{25/+}<call_ft>,
}
RelocBlock(/usr/lib64/libc-2.24.so: __GI___fork ffff985defb0/25/-1) {
Insn(ffff985defb0: ldr X0, [X19, 0x0])
CFWidget(ffff985defb0,)
In edges: T{24/+},
Out edges:T{26/+}<fallthrough>,
}
RelocBlock(/usr/lib64/libc-2.24.so: __GI___fork ffff985defb4/26/-1) {
Insn(ffff985defb4: ldr X19, [X19, 0x8])
Insn(ffff985defb8: str W21, [X0, 0x28])
CFWidget(ffff985defbc,<cond>)
In edges: T{23/+}, T{25/+},
Out edges:T{23/+}<cond_taken>, T{27/+}<cond_not_taken>,
}
RelocBlock(/usr/lib64/libc-2.24.so: __GI___fork ffff985defc0/27/-1) {
PCRel(adrp X0, PC + 0xe5000)
Insn(ffff985defc4: str WZR, [X0, 0x3e0])
CFWidget(ffff985defc0,)
In edges: T{22/+}, T{26/+},
Out edges:T{28/+}<fallthrough>,
}
RelocBlock(/usr/lib64/libc-2.24.so: __GI___fork ffff985defc8/28/-1) {
Insn(ffff985defc8: add SP, X29, 0)
Insn(ffff985defcc: mov W0, W20)
Insn(ffff985defd0: ldr D8, [SP, 0x40])
Insn(ffff985defd4: ldp X19, X20, [SP, 0x10])
Insn(ffff985defd8: ldp X21, X22, [SP, 0x20])
Insn(ffff985defdc: ldp X23, X24, [SP, 0x30])
Insn(ffff985defe0: ldp X29, X30, [SP], 60)
CFWidget(ffff985defe4,<ind>)
In edges: T{27/+}, T{32/+},
Out edges:
}
RelocBlock(/usr/lib64/libc-2.24.so: __GI___fork ffff985defe8/29/-1) {
PCRel(adrp X1, PC + 0xe1000)
Insn(ffff985defec: ldr X1, [X1, 0xe40])
Insn(ffff985deff0: sub W0, WZR, W0, lsl 0x0)
Insn(ffff985deff4: mov W20, 0)
Insn(ffff985deff8: str W0, [X24, X1, lsl 0x0])
CFWidget(ffff985defe8,)
In edges: T{15/+},
Out edges:T{30/+}<fallthrough>,
}
RelocBlock(/usr/lib64/libc-2.24.so: __GI___fork ffff985deffc/30/-1) {
Insn(ffff985deffc: ldr W0, [X22, 0xd0])
Insn(ffff985df000: subs WZR, W6, W0, lsl 0x0, PSTATE)
CFWidget(ffff985df004,<cond>)
In edges: T{16/+}, T{29/+},
Out edges:T{70/+}<cond_taken>, T{31/+}<cond_not_taken>,
}
RelocBlock(/usr/lib64/libc-2.24.so: __GI___fork ffff985df008/31/-1) {
Insn(ffff985df008: str W5, [X22, 0xd4])
CFWidget(ffff985df00c,<cond>)
In edges: T{30/+},
Out edges:T{50/+}<cond_taken>, T{32/+}<cond_not_taken>,
}
RelocBlock(/usr/lib64/libc-2.24.so: __GI___fork ffff985df010/32/-1) {
CFWidget(ffff985df010,<cond>)
In edges: T{31/+}, T{39/+}, T{52/+},
Out edges:T{28/+}<cond_taken>, T{33/+}<cond_not_taken>,
}
RelocBlock(/usr/lib64/libc-2.24.so: __GI___fork ffff985df014/33/-1) {
Insn(ffff985df014: ldr X0, [X19, 0x0])
Insn(ffff985df018: ldr X1, [X0, 0x10])
CFWidget(ffff985df01c,<cond>)
In edges: T{32/+},
Out edges:T{36/+}<cond_taken>, T{34/+}<cond_not_taken>,
}
RelocBlock(/usr/lib64/libc-2.24.so: __GI___fork ffff985df020/34/-1) {
CFWidget(ffff985df020,<ind><call>)
In edges: T{33/+},
Out edges:T{35/+}<call_ft>,
}
RelocBlock(/usr/lib64/libc-2.24.so: __GI___fork ffff985df024/35/-1) {
Insn(ffff985df024: ldr X0, [X19, 0x0])
CFWidget(ffff985df024,)
In edges: T{34/+},
Out edges:T{36/+}<fallthrough>,
}
RelocBlock(/usr/lib64/libc-2.24.so: __GI___fork ffff985df028/36/-1) {
Insn(ffff985df028: add X0, X0, 28)
CFWidget(ffff985df028,)
In edges: T{33/+}, T{35/+},
Out edges:T{37/+}<fallthrough>,
}
RelocBlock(/usr/lib64/libc-2.24.so: __GI___fork ffff985df02c/37/-1) {
Insn(ffff985df02c: ldaxr W1, [X0])
Insn(ffff985df030: sub W2, W1, 1)
Insn(ffff985df034: stxr W3, W2, [X0])
CFWidget(ffff985df038,<cond>)
In edges: T{36/+}, T{37/+},
Out edges:T{37/+}<cond_taken>, T{38/+}<cond_not_taken>,
}
RelocBlock(/usr/lib64/libc-2.24.so: __GI___fork ffff985df03c/38/-1) {
Insn(ffff985df03c: subs WZR, W1, 1, PSTATE)
CFWidget(ffff985df040,<cond>)
In edges: T{37/+},
Out edges:T{40/+}<cond_taken>, T{39/+}<cond_not_taken>,
}
RelocBlock(/usr/lib64/libc-2.24.so: __GI___fork ffff985df044/39/-1) {
Insn(ffff985df044: ldr X19, [X19, 0x8])
CFWidget(ffff985df048,)
In edges: T{38/+}, T{40/+}, T{41/+}, T{42/+}, T{43/+},
Out edges:T{32/+}<direct>,
}
RelocBlock(/usr/lib64/libc-2.24.so: __GI___fork ffff985df050/40/-1) {
Insn(ffff985df050: ldr X0, [X19, 0x0])
Insn(ffff985df054: ldr W1, [X0, 0x2c])
CFWidget(ffff985df058,<cond>)
In edges: T{38/+},
Out edges:T{39/+}<cond_taken>, T{41/+}<cond_not_taken>,
}
RelocBlock(/usr/lib64/libc-2.24.so: __GI___fork ffff985df05c/41/-1) {
Insn(ffff985df05c: add X0, X0, 28)
Insn(ffff985df060: mov X1, 81)
Insn(ffff985df064: mov X2, 1)
Insn(ffff985df068: mov X3, 0)
Insn(ffff985df06c: mov X8, 62)
Insn(ffff985df070: svc 0, PSTATE)
Insn(ffff985df074: adds XZR, X0, 1000, PSTATE)
CFWidget(ffff985df078,<cond>)
In edges: T{40/+},
Out edges:T{39/+}<cond_taken>, T{42/+}<cond_not_taken>,
}
RelocBlock(/usr/lib64/libc-2.24.so: __GI___fork ffff985df07c/42/-1) {
Insn(ffff985df07c: adds WZR, W0, 16, PSTATE)
CFWidget(ffff985df080,<cond>)
In edges: T{41/+},
Out edges:T{39/+}<cond_taken>, T{43/+}<cond_not_taken>,
}
RelocBlock(/usr/lib64/libc-2.24.so: __GI___fork ffff985df084/43/-1) {
Insn(ffff985df084: adds WZR, W0, e, PSTATE)
CFWidget(ffff985df088,<cond>)
In edges: T{42/+},
Out edges:T{39/+}<cond_taken>, T{44/+}<cond_not_taken>,
}
RelocBlock(/usr/lib64/libc-2.24.so: __GI___fork ffff985df08c/44/-1) {
PCRel(adrp X0, PC + 0x92000)
Insn(ffff985df090: add X0, X0, 410)
CFWidget(ffff985df094,<call>)
In edges: T{43/+},
Out edges:B{ffff985a1a10/+}<call>,
}
RelocBlock(/usr/lib64/libc-2.24.so: __GI___fork ffff985df098/45/-1) {
Insn(ffff985df098: ldr X20, [X1, 0x118])
Insn(ffff985df09c: str W4, [X29, 0x5c])
CFWidget(ffff985df0a0,<cond>)
In edges: T{6/+},
Out edges:T{2/+}<cond_taken>, T{46/+}<cond_not_taken>,
}
RelocBlock(/usr/lib64/libc-2.24.so: __GI___fork ffff985df0a4/46/-1) {
Insn(ffff985df0a4: mov X19, 0)
CFWidget(ffff985df0a8,<cond>)
In edges: T{1/+}, T{45/+},
Out edges:T{15/+}<cond_taken>, T{47/+}<cond_not_taken>,
}
RelocBlock(/usr/lib64/libc-2.24.so: __GI___fork ffff985df0ac/47/-1) {
CFWidget(ffff985df0ac,<call>)
In edges: T{14/+}, T{46/+},
Out edges:B{ffff985a7718/+}<call>, T{48/+}<call_ft>,
}
RelocBlock(/usr/lib64/libc-2.24.so: __GI___fork ffff985df0b0/48/-1) {
CFWidget(ffff985df0b0,<call>)
In edges: T{47/+},
Out edges:B{ffff985adca8/+}<call>, T{49/+}<call_ft>,
}
RelocBlock(/usr/lib64/libc-2.24.so: __GI___fork ffff985df0b4/49/-1) {
CFWidget(ffff985df0b4,)
In edges: T{48/+},
Out edges:T{15/+}<direct>,
}
RelocBlock(/usr/lib64/libc-2.24.so: __GI___fork ffff985df0b8/50/-1) {
CFWidget(ffff985df0b8,<call>)
In edges: T{31/+},
Out edges:B{ffff985add68/+}<call>, T{51/+}<call_ft>,
}
RelocBlock(/usr/lib64/libc-2.24.so: __GI___fork ffff985df0bc/51/-1) {
CFWidget(ffff985df0bc,<call>)
In edges: T{50/+},
Out edges:B{ffff985a7798/+}<call>, T{52/+}<call_ft>,
}
RelocBlock(/usr/lib64/libc-2.24.so: __GI___fork ffff985df0c0/52/-1) {
CFWidget(ffff985df0c0,)
In edges: T{51/+},
Out edges:T{32/+}<direct>,
}
RelocBlock(/usr/lib64/libc-2.24.so: __GI___fork ffff985df0c8/53/-1) {
CFWidget(ffff985df0c8,<call>)
In edges: T{21/+}, T{66/+},
Out edges:B{ffff985ade18/+}<call>, T{54/+}<call_ft>,
}
RelocBlock(/usr/lib64/libc-2.24.so: __GI___fork ffff985df0cc/54/-1) {
Insn(ffff985df0cc: movi D8, 0)
CFWidget(ffff985df0d0,<call>)
In edges: T{53/+},
Out edges:B{ffff985a76f0/+}<call>, T{55/+}<call_ft>,
}
RelocBlock(/usr/lib64/libc-2.24.so: __GI___fork ffff985df0d4/55/-1) {
Insn(ffff985df0d4: mov X21, X0)
CFWidget(ffff985df0d8,)
In edges: T{54/+},
Out edges:T{58/+}<direct>,
}
RelocBlock(/usr/lib64/libc-2.24.so: __GI___fork ffff985df0e0/56/-1) {
Insn(ffff985df0e0: mov X0, X21)
CFWidget(ffff985df0e4,<call>)
In edges: T{61/+}, T{63/+},
Out edges:B{ffff985a7708/+}<call>, T{57/+}<call_ft>,
}
RelocBlock(/usr/lib64/libc-2.24.so: __GI___fork ffff985df0e8/57/-1) {
Insn(ffff985df0e8: mov X21, X0)
CFWidget(ffff985df0e8,)
In edges: T{56/+},
Out edges:T{58/+}<fallthrough>,
}
RelocBlock(/usr/lib64/libc-2.24.so: __GI___fork ffff985df0ec/58/-1) {
CFWidget(ffff985df0ec,<call>)
In edges: T{55/+}, T{57/+},
Out edges:B{ffff985a7700/+}<call>, T{59/+}<call_ft>,
}
RelocBlock(/usr/lib64/libc-2.24.so: __GI___fork ffff985df0f0/59/-1) {
Insn(ffff985df0f0: subs XZR, X21, X0, lsl 0x0, PSTATE)
CFWidget(ffff985df0f4,<cond>)
In edges: T{58/+},
Out edges:T{67/+}<cond_taken>, T{60/+}<cond_not_taken>,
}
RelocBlock(/usr/lib64/libc-2.24.so: __GI___fork ffff985df0f8/60/-1) {
Insn(ffff985df0f8: mov X0, X21)
CFWidget(ffff985df0fc,<call>)
In edges: T{59/+},
Out edges:B{ffff985a7710/+}<call>, T{61/+}<call_ft>,
}
RelocBlock(/usr/lib64/libc-2.24.so: __GI___fork ffff985df100/61/-1) {
Insn(ffff985df100: ldr W0, [X0, 0x0])
CFWidget(ffff985df104,<cond>)
In edges: T{60/+},
Out edges:T{56/+}<cond_taken>, T{62/+}<cond_not_taken>,
}
RelocBlock(/usr/lib64/libc-2.24.so: __GI___fork ffff985df108/62/-1) {
Insn(ffff985df108: mov X0, X21)
CFWidget(ffff985df10c,<call>)
In edges: T{61/+},
Out edges:B{ffff985a7710/+}<call>, T{63/+}<call_ft>,
}
RelocBlock(/usr/lib64/libc-2.24.so: __GI___fork ffff985df110/63/-1) {
Insn(ffff985df110: ldr X0, [X0, 0x88])
Insn(ffff985df114: str D8, [X0, 0x0])
Insn(ffff985df118: str XZR, [X0, 0x8])
CFWidget(ffff985df11c,)
In edges: T{62/+},
Out edges:T{56/+}<direct>,
}
RelocBlock(/usr/lib64/libc-2.24.so: __GI___fork ffff985df120/64/-1) {
PCRel(adrp X2, PC + 0xe0000)
PCRel(adrp X1, PC + 0xe6000)
Insn(ffff985df128: mov X0, X22)
Insn(ffff985df12c: ldr X2, [X2, 0xe38])
Insn(ffff985df130: ldr X1, [X1, 0xf8])
Insn(ffff985df134: ldr X2, [X2, 0x0])
Insn(ffff985df138: eor X1, X1, X2, lsl 0x0)
CFWidget(ffff985df13c,<ind><call>)
In edges: T{20/+},
Out edges:T{65/+}<call_ft>,
}
RelocBlock(/usr/lib64/libc-2.24.so: __GI___fork ffff985df140/65/-1) {
CFWidget(ffff985df140,<cond>)
In edges: T{64/+},
Out edges:T{22/+}<cond_taken>, T{66/+}<cond_not_taken>,
}
RelocBlock(/usr/lib64/libc-2.24.so: __GI___fork ffff985df144/66/-1) {
CFWidget(ffff985df144,)
In edges: T{65/+},
Out edges:T{53/+}<direct>,
}
RelocBlock(/usr/lib64/libc-2.24.so: __GI___fork ffff985df148/67/-1) {
CFWidget(ffff985df148,<call>)
In edges: T{59/+},
Out edges:B{ffff985a77e8/+}<call>, T{68/+}<call_ft>,
}
RelocBlock(/usr/lib64/libc-2.24.so: __GI___fork ffff985df14c/68/-1) {
CFWidget(ffff985df14c,)
In edges: T{67/+},
Out edges:T{22/+}<direct>,
}
RelocBlock(/usr/lib64/libc-2.24.so: __GI___fork ffff985df150/69/-1) {
PCRel(adrp X3, PC + 0x8d000)
PCRel(adrp X1, PC + 0x92000)
PCRel(adrp X0, PC + 0x92000)
Insn(ffff985df15c: add X3, X3, b50)
Insn(ffff985df160: add X1, X1, 3a0)
Insn(ffff985df164: add X0, X0, 3b8)
Insn(ffff985df168: mov W2, 9c)
CFWidget(ffff985df16c,<call>)
In edges: T{17/+},
Out edges:B{ffff9855be28/+}<call>,
}
RelocBlock(/usr/lib64/libc-2.24.so: __GI___fork ffff985df170/70/-1) {
PCRel(adrp X3, PC + 0x8d000)
PCRel(adrp X1, PC + 0x92000)
PCRel(adrp X0, PC + 0x92000)
Insn(ffff985df17c: add X3, X3, b50)
Insn(ffff985df180: add X1, X1, 3a0)
Insn(ffff985df184: add X0, X0, 3e0)
Insn(ffff985df188: mov W2, ea)
CFWidget(ffff985df18c,<call>)
In edges: T{30/+},
Out edges:B{ffff9855be28/+}<call>,
}
}
Entering code generation loop
CFWidget @ ffff985dee50, adding destination T{0/+} / 1
Generating block 71 orig @ ffff985dee50
2 elements
At entry, code buffer has size 0
With function __GI___fork
CFWidget generation for 71
generating CFWidget as direct branch
target reported unnecessary
At exit, code buffer has size 0
CFWidget @ ffff985dee50, adding destination T{1/+} / 1
Generating block 0 orig @ ffff985dee50
11 elements
At entry, code buffer has size 0
With function __GI___fork
Generating a PC-relative data access (adrp X1, PC + 0xe7000,ffff985dee54,ffff986c5e58)
CFWidget generation for 0
generating CFWidget as direct branch
target reported unnecessary
At exit, code buffer has size 40
CFWidget @ ffff985dee7c, adding destination T{46/+} / 2
CFWidget @ ffff985dee7c, adding destination T{2/+} / 1
Generating block 1 orig @ ffff985dee78
2 elements
At entry, code buffer has size 40
With function __GI___fork
CFWidget generation for 1
generating CFWidget as call or conditional branch
... generating conditional branch
At exit, code buffer has size 48
CFWidget @ ffff985dee88, adding destination T{1/+} / 2
CFWidget @ ffff985dee88, adding destination T{3/+} / 1
Generating block 2 orig @ ffff985dee80
3 elements
At entry, code buffer has size 48
With function __GI___fork
CFWidget generation for 2
generating CFWidget as call or conditional branch
... generating conditional branch
At exit, code buffer has size 60
CFWidget @ ffff985dee8c, adding destination T{4/+} / 1
Generating block 3 orig @ ffff985dee8c
5 elements
At entry, code buffer has size 60
With function __GI___fork
CFWidget generation for 3
generating CFWidget as direct branch
target reported unnecessary
At exit, code buffer has size 76
CFWidget @ ffff985deea4, adding destination T{6/+} / 2
CFWidget @ ffff985deea4, adding destination T{5/+} / 1
Generating block 4 orig @ ffff985dee9c
3 elements
At entry, code buffer has size 76
With function __GI___fork
CFWidget generation for 4
generating CFWidget as call or conditional branch
... generating conditional branch
At exit, code buffer has size 88
CFWidget @ ffff985deeac, adding destination T{4/+} / 2
CFWidget @ ffff985deeac, adding destination T{6/+} / 1
Generating block 5 orig @ ffff985deea8
2 elements
At entry, code buffer has size 88
With function __GI___fork
CFWidget generation for 5
generating CFWidget as call or conditional branch
... generating conditional branch
At exit, code buffer has size 96
CFWidget @ ffff985deeb0, adding destination T{45/+} / 2
CFWidget @ ffff985deeb0, adding destination T{7/+} / 1
Generating block 6 orig @ ffff985deeb0
1 elements
At entry, code buffer has size 96
With function __GI___fork
CFWidget generation for 6
generating CFWidget as call or conditional branch
... generating conditional branch
At exit, code buffer has size 100
CFWidget @ ffff985deeb8, adding destination T{11/+} / 2
Generating block 7 orig @ ffff985deeb4
2 elements
At entry, code buffer has size 100
With function __GI___fork
CFWidget generation for 7
generating CFWidget as direct branch
At exit, code buffer has size 108
CFWidget @ ffff985deec0, adding destination T{9/+} / 1
Generating block 8 orig @ ffff985deec0
2 elements
At entry, code buffer has size 108
With function __GI___fork
CFWidget generation for 8
generating CFWidget as direct branch
target reported unnecessary
At exit, code buffer has size 112
CFWidget @ ffff985deed0, adding destination T{9/+} / 2
CFWidget @ ffff985deed0, adding destination T{10/+} / 1
Generating block 9 orig @ ffff985deec4
4 elements
At entry, code buffer has size 112
With function __GI___fork
CFWidget generation for 9
generating CFWidget as call or conditional branch
... generating conditional branch
At exit, code buffer has size 128
CFWidget @ ffff985deed4, adding destination T{11/+} / 1
Generating block 10 orig @ ffff985deed4
2 elements
At entry, code buffer has size 128
With function __GI___fork
CFWidget generation for 10
generating CFWidget as direct branch
target reported unnecessary
At exit, code buffer has size 132
CFWidget @ ffff985deedc, adding destination T{13/+} / 2
CFWidget @ ffff985deedc, adding destination T{12/+} / 1
Generating block 11 orig @ ffff985deed8
2 elements
At entry, code buffer has size 132
With function __GI___fork
CFWidget generation for 11
generating CFWidget as call or conditional branch
... generating conditional branch
At exit, code buffer has size 140
CFWidget @ ffff985deee0, adding destination T{13/+} / 1
Generating block 12 orig @ ffff985deee0
1 elements
At entry, code buffer has size 140
With function __GI___fork
CFWidget generation for 12
generating CFWidget as indirect branch
At exit, code buffer has size 144
CFWidget @ ffff985deefc, adding destination T{8/+} / 2
CFWidget @ ffff985deefc, adding destination T{14/+} / 1
Generating block 13 orig @ ffff985deee4
7 elements
At entry, code buffer has size 144
With function __GI___fork
CFWidget generation for 13
generating CFWidget as call or conditional branch
... generating conditional branch
At exit, code buffer has size 172
CFWidget @ ffff985def00, adding destination T{47/+} / 2
CFWidget @ ffff985def00, adding destination T{15/+} / 1
Generating block 14 orig @ ffff985def00
1 elements
At entry, code buffer has size 172
With function __GI___fork
CFWidget generation for 14
generating CFWidget as call or conditional branch
... generating conditional branch
At exit, code buffer has size 176
CFWidget @ ffff985def34, adding destination T{29/+} / 2
CFWidget @ ffff985def34, adding destination T{16/+} / 1
Generating block 15 orig @ ffff985def04
13 elements
At entry, code buffer has size 176
With function __GI___fork
CFWidget generation for 15
generating CFWidget as call or conditional branch
... generating conditional branch
At exit, code buffer has size 228
CFWidget @ ffff985def3c, adding destination T{30/+} / 2
CFWidget @ ffff985def3c, adding destination T{17/+} / 1
Generating block 16 orig @ ffff985def38
2 elements
At entry, code buffer has size 228
With function __GI___fork
CFWidget generation for 16
generating CFWidget as call or conditional branch
... generating conditional branch
At exit, code buffer has size 236
CFWidget @ ffff985def48, adding destination T{69/+} / 2
CFWidget @ ffff985def48, adding destination T{18/+} / 1
Generating block 17 orig @ ffff985def40
3 elements
At entry, code buffer has size 236
With function __GI___fork
CFWidget generation for 17
generating CFWidget as call or conditional branch
... generating conditional branch
At exit, code buffer has size 248
CFWidget @ ffff985def54, adding destination T{20/+} / 2
CFWidget @ ffff985def54, adding destination T{19/+} / 1
Generating block 18 orig @ ffff985def4c
3 elements
At entry, code buffer has size 248
With function __GI___fork
Generating a PC-relative data access (adrp X0, PC + 0xe7000,ffff985def4c,ffff986c5f50)
CFWidget generation for 18
generating CFWidget as call or conditional branch
... generating conditional branch
At exit, code buffer has size 260
CFWidget @ ffff985def58, adding destination T{20/+} / 1
Generating block 19 orig @ ffff985def58
4 elements
At entry, code buffer has size 260
With function __GI___fork
CFWidget generation for 19
generating CFWidget as direct branch
target reported unnecessary
At exit, code buffer has size 272
CFWidget @ ffff985def70, adding destination T{64/+} / 2
CFWidget @ ffff985def70, adding destination T{21/+} / 1
Generating block 20 orig @ ffff985def64
4 elements
At entry, code buffer has size 272
With function __GI___fork
Generating a PC-relative data access (adrp X0, PC + 0xe7000,ffff985def64,ffff986c5f68)
CFWidget generation for 20
generating CFWidget as call or conditional branch
... generating conditional branch
At exit, code buffer has size 288
CFWidget @ ffff985def74, adding destination T{53/+} / 2
CFWidget @ ffff985def74, adding destination T{22/+} / 1
Generating block 21 orig @ ffff985def74
1 elements
At entry, code buffer has size 288
With function __GI___fork
CFWidget generation for 21
generating CFWidget as call or conditional branch
... generating conditional branch
At exit, code buffer has size 292
CFWidget @ ffff985def9c, adding destination T{27/+} / 2
CFWidget @ ffff985def9c, adding destination T{23/+} / 1
Generating block 22 orig @ ffff985def78
10 elements
At entry, code buffer has size 292
With function __GI___fork
Generating a PC-relative data access (adrp X0, PC + 0xe1000,ffff985def78,ffff986bff7c)
CFWidget generation for 22
generating CFWidget as call or conditional branch
... generating conditional branch
At exit, code buffer has size 332
CFWidget @ ffff985defa8, adding destination T{26/+} / 2
CFWidget @ ffff985defa8, adding destination T{24/+} / 1
Generating block 23 orig @ ffff985defa0
3 elements
At entry, code buffer has size 332
With function __GI___fork
CFWidget generation for 23
generating CFWidget as call or conditional branch
... generating conditional branch
At exit, code buffer has size 344
CFWidget @ ffff985defac, adding destination T{25/+} / 1
Generating block 24 orig @ ffff985defac
1 elements
At entry, code buffer has size 344
With function __GI___fork
CFWidget generation for 24
generating CFWidget as indirect branch
At exit, code buffer has size 348
CFWidget @ ffff985defb0, adding destination T{26/+} / 1
Generating block 25 orig @ ffff985defb0
2 elements
At entry, code buffer has size 348
With function __GI___fork
CFWidget generation for 25
generating CFWidget as direct branch
target reported unnecessary
At exit, code buffer has size 352
CFWidget @ ffff985defbc, adding destination T{23/+} / 2
CFWidget @ ffff985defbc, adding destination T{27/+} / 1
Generating block 26 orig @ ffff985defb4
3 elements
At entry, code buffer has size 352
With function __GI___fork
CFWidget generation for 26
generating CFWidget as call or conditional branch
... generating conditional branch
At exit, code buffer has size 364
CFWidget @ ffff985defc0, adding destination T{28/+} / 1
Generating block 27 orig @ ffff985defc0
3 elements
At entry, code buffer has size 364
With function __GI___fork
Generating a PC-relative data access (adrp X0, PC + 0xe5000,ffff985defc0,ffff986c3fc4)
CFWidget generation for 27
generating CFWidget as direct branch
target reported unnecessary
At exit, code buffer has size 372
Generating block 28 orig @ ffff985defc8
8 elements
At entry, code buffer has size 372
With function __GI___fork
CFWidget generation for 28
generating CFWidget as indirect branch
At exit, code buffer has size 404
CFWidget @ ffff985defe8, adding destination T{30/+} / 1
Generating block 29 orig @ ffff985defe8
6 elements
At entry, code buffer has size 404
With function __GI___fork
Generating a PC-relative data access (adrp X1, PC + 0xe1000,ffff985defe8,ffff986bffec)
CFWidget generation for 29
generating CFWidget as direct branch
target reported unnecessary
At exit, code buffer has size 424
CFWidget @ ffff985df004, adding destination T{70/+} / 2
CFWidget @ ffff985df004, adding destination T{31/+} / 1
Generating block 30 orig @ ffff985deffc
3 elements
At entry, code buffer has size 424
With function __GI___fork
CFWidget generation for 30
generating CFWidget as call or conditional branch
... generating conditional branch
At exit, code buffer has size 436
CFWidget @ ffff985df00c, adding destination T{50/+} / 2
CFWidget @ ffff985df00c, adding destination T{32/+} / 1
Generating block 31 orig @ ffff985df008
2 elements
At entry, code buffer has size 436
With function __GI___fork
CFWidget generation for 31
generating CFWidget as call or conditional branch
... generating conditional branch
At exit, code buffer has size 444
CFWidget @ ffff985df010, adding destination T{28/+} / 2
CFWidget @ ffff985df010, adding destination T{33/+} / 1
Generating block 32 orig @ ffff985df010
1 elements
At entry, code buffer has size 444
With function __GI___fork
CFWidget generation for 32
generating CFWidget as call or conditional branch
... generating conditional branch
At exit, code buffer has size 448
CFWidget @ ffff985df01c, adding destination T{36/+} / 2
CFWidget @ ffff985df01c, adding destination T{34/+} / 1
Generating block 33 orig @ ffff985df014
3 elements
At entry, code buffer has size 448
With function __GI___fork
CFWidget generation for 33
generating CFWidget as call or conditional branch
... generating conditional branch
At exit, code buffer has size 460
CFWidget @ ffff985df020, adding destination T{35/+} / 1
Generating block 34 orig @ ffff985df020
1 elements
At entry, code buffer has size 460
With function __GI___fork
CFWidget generation for 34
generating CFWidget as indirect branch
At exit, code buffer has size 464
CFWidget @ ffff985df024, adding destination T{36/+} / 1
Generating block 35 orig @ ffff985df024
2 elements
At entry, code buffer has size 464
With function __GI___fork
CFWidget generation for 35
generating CFWidget as direct branch
target reported unnecessary
At exit, code buffer has size 468
CFWidget @ ffff985df028, adding destination T{37/+} / 1
Generating block 36 orig @ ffff985df028
2 elements
At entry, code buffer has size 468
With function __GI___fork
CFWidget generation for 36
generating CFWidget as direct branch
target reported unnecessary
At exit, code buffer has size 472
CFWidget @ ffff985df038, adding destination T{37/+} / 2
CFWidget @ ffff985df038, adding destination T{38/+} / 1
Generating block 37 orig @ ffff985df02c
4 elements
At entry, code buffer has size 472
With function __GI___fork
CFWidget generation for 37
generating CFWidget as call or conditional branch
... generating conditional branch
At exit, code buffer has size 488
CFWidget @ ffff985df040, adding destination T{40/+} / 2
CFWidget @ ffff985df040, adding destination T{39/+} / 1
Generating block 38 orig @ ffff985df03c
2 elements
At entry, code buffer has size 488
With function __GI___fork
CFWidget generation for 38
generating CFWidget as call or conditional branch
... generating conditional branch
At exit, code buffer has size 496
CFWidget @ ffff985df048, adding destination T{32/+} / 2
Generating block 39 orig @ ffff985df044
2 elements
At entry, code buffer has size 496
With function __GI___fork
CFWidget generation for 39
generating CFWidget as direct branch
At exit, code buffer has size 504
CFWidget @ ffff985df058, adding destination T{39/+} / 2
CFWidget @ ffff985df058, adding destination T{41/+} / 1
Generating block 40 orig @ ffff985df050
3 elements
At entry, code buffer has size 504
With function __GI___fork
CFWidget generation for 40
generating CFWidget as call or conditional branch
... generating conditional branch
At exit, code buffer has size 516
CFWidget @ ffff985df078, adding destination T{39/+} / 2
CFWidget @ ffff985df078, adding destination T{42/+} / 1
Generating block 41 orig @ ffff985df05c
8 elements
At entry, code buffer has size 516
With function __GI___fork
CFWidget generation for 41
generating CFWidget as call or conditional branch
... generating conditional branch
At exit, code buffer has size 548
CFWidget @ ffff985df080, adding destination T{39/+} / 2
CFWidget @ ffff985df080, adding destination T{43/+} / 1
Generating block 42 orig @ ffff985df07c
2 elements
At entry, code buffer has size 548
With function __GI___fork
CFWidget generation for 42
generating CFWidget as call or conditional branch
... generating conditional branch
At exit, code buffer has size 556
CFWidget @ ffff985df088, adding destination T{39/+} / 2
CFWidget @ ffff985df088, adding destination T{44/+} / 1
Generating block 43 orig @ ffff985df084
2 elements
At entry, code buffer has size 556
With function __GI___fork
CFWidget generation for 43
generating CFWidget as call or conditional branch
... generating conditional branch
At exit, code buffer has size 564
CFWidget @ ffff985df094, adding destination B{ffff985a1a10/+} / 2
Generating block 44 orig @ ffff985df08c
3 elements
At entry, code buffer has size 564
With function __GI___fork
Generating a PC-relative data access (adrp X0, PC + 0x92000,ffff985df08c,ffff98671090)
CFWidget generation for 44
generating CFWidget as call or conditional branch
... generating call
At exit, code buffer has size 588
CFWidget @ ffff985df0a0, adding destination T{2/+} / 2
CFWidget @ ffff985df0a0, adding destination T{46/+} / 1
Generating block 45 orig @ ffff985df098
3 elements
At entry, code buffer has size 588
With function __GI___fork
CFWidget generation for 45
generating CFWidget as call or conditional branch
... generating conditional branch
At exit, code buffer has size 600
CFWidget @ ffff985df0a8, adding destination T{15/+} / 2
CFWidget @ ffff985df0a8, adding destination T{47/+} / 1
Generating block 46 orig @ ffff985df0a4
2 elements
At entry, code buffer has size 600
With function __GI___fork
CFWidget generation for 46
generating CFWidget as call or conditional branch
... generating conditional branch
At exit, code buffer has size 608
CFWidget @ ffff985df0ac, adding destination B{ffff985a7718/+} / 2
CFWidget @ ffff985df0ac, adding destination T{48/+} / 1
Generating block 47 orig @ ffff985df0ac
1 elements
At entry, code buffer has size 608
With function __GI___fork
CFWidget generation for 47
generating CFWidget as call or conditional branch
... generating call
At exit, code buffer has size 612
CFWidget @ ffff985df0b0, adding destination B{ffff985adca8/+} / 2
CFWidget @ ffff985df0b0, adding destination T{49/+} / 1
Generating block 48 orig @ ffff985df0b0
1 elements
At entry, code buffer has size 612
With function __GI___fork
CFWidget generation for 48
generating CFWidget as call or conditional branch
... generating call
At exit, code buffer has size 616
CFWidget @ ffff985df0b4, adding destination T{15/+} / 2
Generating block 49 orig @ ffff985df0b4
1 elements
At entry, code buffer has size 616
With function __GI___fork
CFWidget generation for 49
generating CFWidget as direct branch
At exit, code buffer has size 620
CFWidget @ ffff985df0b8, adding destination B{ffff985add68/+} / 2
CFWidget @ ffff985df0b8, adding destination T{51/+} / 1
Generating block 50 orig @ ffff985df0b8
1 elements
At entry, code buffer has size 620
With function __GI___fork
CFWidget generation for 50
generating CFWidget as call or conditional branch
... generating call
At exit, code buffer has size 624
CFWidget @ ffff985df0bc, adding destination B{ffff985a7798/+} / 2
CFWidget @ ffff985df0bc, adding destination T{52/+} / 1
Generating block 51 orig @ ffff985df0bc
1 elements
At entry, code buffer has size 624
With function __GI___fork
CFWidget generation for 51
generating CFWidget as call or conditional branch
... generating call
At exit, code buffer has size 628
CFWidget @ ffff985df0c0, adding destination T{32/+} / 2
Generating block 52 orig @ ffff985df0c0
1 elements
At entry, code buffer has size 628
With function __GI___fork
CFWidget generation for 52
generating CFWidget as direct branch
At exit, code buffer has size 632
CFWidget @ ffff985df0c8, adding destination B{ffff985ade18/+} / 2
CFWidget @ ffff985df0c8, adding destination T{54/+} / 1
Generating block 53 orig @ ffff985df0c8
1 elements
At entry, code buffer has size 632
With function __GI___fork
CFWidget generation for 53
generating CFWidget as call or conditional branch
... generating call
At exit, code buffer has size 636
CFWidget @ ffff985df0d0, adding destination B{ffff985a76f0/+} / 2
CFWidget @ ffff985df0d0, adding destination T{55/+} / 1
Generating block 54 orig @ ffff985df0cc
2 elements
At entry, code buffer has size 636
With function __GI___fork
CFWidget generation for 54
generating CFWidget as call or conditional branch
... generating call
At exit, code buffer has size 644
CFWidget @ ffff985df0d8, adding destination T{58/+} / 2
Generating block 55 orig @ ffff985df0d4
2 elements
At entry, code buffer has size 644
With function __GI___fork
CFWidget generation for 55
generating CFWidget as direct branch
At exit, code buffer has size 652
CFWidget @ ffff985df0e4, adding destination B{ffff985a7708/+} / 2
CFWidget @ ffff985df0e4, adding destination T{57/+} / 1
Generating block 56 orig @ ffff985df0e0
2 elements
At entry, code buffer has size 652
With function __GI___fork
CFWidget generation for 56
generating CFWidget as call or conditional branch
... generating call
At exit, code buffer has size 660
CFWidget @ ffff985df0e8, adding destination T{58/+} / 1
Generating block 57 orig @ ffff985df0e8
2 elements
At entry, code buffer has size 660
With function __GI___fork
CFWidget generation for 57
generating CFWidget as direct branch
target reported unnecessary
At exit, code buffer has size 664
CFWidget @ ffff985df0ec, adding destination B{ffff985a7700/+} / 2
CFWidget @ ffff985df0ec, adding destination T{59/+} / 1
Generating block 58 orig @ ffff985df0ec
1 elements
At entry, code buffer has size 664
With function __GI___fork
CFWidget generation for 58
generating CFWidget as call or conditional branch
... generating call
At exit, code buffer has size 668
CFWidget @ ffff985df0f4, adding destination T{67/+} / 2
CFWidget @ ffff985df0f4, adding destination T{60/+} / 1
Generating block 59 orig @ ffff985df0f0
2 elements
At entry, code buffer has size 668
With function __GI___fork
CFWidget generation for 59
generating CFWidget as call or conditional branch
... generating conditional branch
At exit, code buffer has size 676
CFWidget @ ffff985df0fc, adding destination B{ffff985a7710/+} / 2
CFWidget @ ffff985df0fc, adding destination T{61/+} / 1
Generating block 60 orig @ ffff985df0f8
2 elements
At entry, code buffer has size 676
With function __GI___fork
CFWidget generation for 60
generating CFWidget as call or conditional branch
... generating call
At exit, code buffer has size 684
CFWidget @ ffff985df104, adding destination T{56/+} / 2
CFWidget @ ffff985df104, adding destination T{62/+} / 1
Generating block 61 orig @ ffff985df100
2 elements
At entry, code buffer has size 684
With function __GI___fork
CFWidget generation for 61
generating CFWidget as call or conditional branch
... generating conditional branch
At exit, code buffer has size 692
CFWidget @ ffff985df10c, adding destination B{ffff985a7710/+} / 2
CFWidget @ ffff985df10c, adding destination T{63/+} / 1
Generating block 62 orig @ ffff985df108
2 elements
At entry, code buffer has size 692
With function __GI___fork
CFWidget generation for 62
generating CFWidget as call or conditional branch
... generating call
At exit, code buffer has size 700
CFWidget @ ffff985df11c, adding destination T{56/+} / 2
Generating block 63 orig @ ffff985df110
4 elements
At entry, code buffer has size 700
With function __GI___fork
CFWidget generation for 63
generating CFWidget as direct branch
At exit, code buffer has size 716
CFWidget @ ffff985df13c, adding destination T{65/+} / 1
Generating block 64 orig @ ffff985df120
8 elements
At entry, code buffer has size 716
With function __GI___fork
Generating a PC-relative data access (adrp X2, PC + 0xe0000,ffff985df120,ffff986bf124)
Generating a PC-relative data access (adrp X1, PC + 0xe6000,ffff985df124,ffff986c5128)
CFWidget generation for 64
generating CFWidget as indirect branch
At exit, code buffer has size 748
CFWidget @ ffff985df140, adding destination T{22/+} / 2
CFWidget @ ffff985df140, adding destination T{66/+} / 1
Generating block 65 orig @ ffff985df140
1 elements
At entry, code buffer has size 748
With function __GI___fork
CFWidget generation for 65
generating CFWidget as call or conditional branch
... generating conditional branch
At exit, code buffer has size 752
CFWidget @ ffff985df144, adding destination T{53/+} / 2
Generating block 66 orig @ ffff985df144
1 elements
At entry, code buffer has size 752
With function __GI___fork
CFWidget generation for 66
generating CFWidget as direct branch
At exit, code buffer has size 756
CFWidget @ ffff985df148, adding destination B{ffff985a77e8/+} / 2
CFWidget @ ffff985df148, adding destination T{68/+} / 1
Generating block 67 orig @ ffff985df148
1 elements
At entry, code buffer has size 756
With function __GI___fork
CFWidget generation for 67
generating CFWidget as call or conditional branch
... generating call
At exit, code buffer has size 760
CFWidget @ ffff985df14c, adding destination T{22/+} / 2
Generating block 68 orig @ ffff985df14c
1 elements
At entry, code buffer has size 760
With function __GI___fork
CFWidget generation for 68
generating CFWidget as direct branch
At exit, code buffer has size 764
CFWidget @ ffff985df16c, adding destination B{ffff9855be28/+} / 2
Generating block 69 orig @ ffff985df150
8 elements
At entry, code buffer has size 764
With function __GI___fork
Generating a PC-relative data access (adrp X3, PC + 0x8d000,ffff985df150,ffff9866c154)
Generating a PC-relative data access (adrp X1, PC + 0x92000,ffff985df154,ffff98671158)
Generating a PC-relative data access (adrp X0, PC + 0x92000,ffff985df158,ffff9867115c)
CFWidget generation for 69
generating CFWidget as call or conditional branch
... generating call
At exit, code buffer has size 808
CFWidget @ ffff985df18c, adding destination B{ffff9855be28/+} / 2
Generating block 70 orig @ ffff985df170
8 elements
At entry, code buffer has size 808
With function __GI___fork
Generating a PC-relative data access (adrp X3, PC + 0x8d000,ffff985df170,ffff9866c174)
Generating a PC-relative data access (adrp X1, PC + 0x92000,ffff985df174,ffff98671178)
Generating a PC-relative data access (adrp X0, PC + 0x92000,ffff985df178,ffff9867117c)
CFWidget generation for 70
generating CFWidget as call or conditional branch
... generating call
At exit, code buffer has size 852
Attempting to allocate 852bytes
Calling CodeMover::relocate
InstWidgetPatch::apply 0x16a73b70 /w/ tramp 0x16e253b0
0
CFPatch::apply, type 1, origAddr ffff985dee7c, and label 48
Currently at ffff98a40110 and targeting predicted ffff98a40258
Generating CFPatch::JCC from ffff98a40110 to ffff98a40258
CFPatch::apply, type 1, origAddr ffff985dee88, and label 3
Currently at ffff98a4011c and targeting predicted ffff98a4010c
Generating CFPatch::JCC from ffff98a4011c to ffff98a4010c
CFPatch::apply, type 1, origAddr ffff985deea4, and label 8
Currently at ffff98a40138 and targeting predicted ffff98a40060
Generating CFPatch::JCC from ffff98a40138 to ffff98a40060
CFPatch::apply, type 1, origAddr ffff985deeac, and label 6
Currently at ffff98a40140 and targeting predicted ffff98a40130
Generating CFPatch::JCC from ffff98a40140 to ffff98a40130
CFPatch::apply, type 1, origAddr ffff985deeb0, and label 47
Currently at ffff98a40144 and targeting predicted ffff98a4024c
Generating CFPatch::JCC from ffff98a40144 to ffff98a4024c
CFPatch::apply, type 0, origAddr ffff985deeb8, and label 13
Currently at ffff98a4014c and targeting predicted ffff98a40084
Generating CFPatch::Jump from ffff98a4014c to ffff98a40084
CFPatch::apply, type 1, origAddr ffff985deed0, and label 11
Currently at ffff98a40160 and targeting predicted ffff98a40154
Generating CFPatch::JCC from ffff98a40160 to ffff98a40154
CFPatch::apply, type 1, origAddr ffff985deedc, and label 15
Currently at ffff98a4016c and targeting predicted ffff98a40090
Generating CFPatch::JCC from ffff98a4016c to ffff98a40090
CFPatch::apply, type 1, origAddr ffff985deefc, and label 10
Currently at ffff98a4018c and targeting predicted ffff98a40150
Generating CFPatch::JCC from ffff98a4018c to ffff98a40150
CFPatch::apply, type 1, origAddr ffff985def00, and label 49
Currently at ffff98a40190 and targeting predicted ffff98a40260
Generating CFPatch::JCC from ffff98a40190 to ffff98a40260
CFPatch::apply, type 1, origAddr ffff985def34, and label 31
Currently at ffff98a401c4 and targeting predicted ffff98a40194
Generating CFPatch::JCC from ffff98a401c4 to ffff98a40194
CFPatch::apply, type 1, origAddr ffff985def3c, and label 32
Currently at ffff98a401cc and targeting predicted ffff98a401a8
Generating CFPatch::JCC from ffff98a401cc to ffff98a401a8
CFPatch::apply, type 1, origAddr ffff985def48, and label 71
Currently at ffff98a401d8 and targeting predicted ffff98a402fc
Generating CFPatch::JCC from ffff98a401d8 to ffff98a402fc
CFPatch::apply, type 1, origAddr ffff985def54, and label 22
Currently at ffff98a401e4 and targeting predicted ffff98a40110
Generating CFPatch::JCC from ffff98a401e4 to ffff98a40110
CFPatch::apply, type 1, origAddr ffff985def70, and label 66
Currently at ffff98a40200 and targeting predicted ffff98a402cc
Generating CFPatch::JCC from ffff98a40200 to ffff98a402cc
CFPatch::apply, type 1, origAddr ffff985def74, and label 55
Currently at ffff98a40204 and targeting predicted ffff98a40278
Generating CFPatch::JCC from ffff98a40204 to ffff98a40278
CFPatch::apply, type 1, origAddr ffff985def9c, and label 29
Currently at ffff98a4022c and targeting predicted ffff98a4016c
Generating CFPatch::JCC from ffff98a4022c to ffff98a4016c
CFPatch::apply, type 1, origAddr ffff985defa8, and label 28
Currently at ffff98a40238 and targeting predicted ffff98a40160
Generating CFPatch::JCC from ffff98a40238 to ffff98a40160
CFPatch::apply, type 1, origAddr ffff985defbc, and label 25
Currently at ffff98a4024c and targeting predicted ffff98a40230
Generating CFPatch::JCC from ffff98a4024c to ffff98a40230
CFPatch::apply, type 1, origAddr ffff985df004, and label 72
Currently at ffff98a40294 and targeting predicted ffff98a40328
Generating CFPatch::JCC from ffff98a40294 to ffff98a40328
CFPatch::apply, type 1, origAddr ffff985df00c, and label 52
Currently at ffff98a4029c and targeting predicted ffff98a4026c
Generating CFPatch::JCC from ffff98a4029c to ffff98a4026c
CFPatch::apply, type 1, origAddr ffff985df010, and label 30
Currently at ffff98a402a0 and targeting predicted ffff98a40258
Generating CFPatch::JCC from ffff98a402a0 to ffff98a40258
CFPatch::apply, type 1, origAddr ffff985df01c, and label 38
Currently at ffff98a402ac and targeting predicted ffff98a401d4
Generating CFPatch::JCC from ffff98a402ac to ffff98a401d4
CFPatch::apply, type 1, origAddr ffff985df038, and label 39
Currently at ffff98a402c8 and targeting predicted ffff98a402bc
Generating CFPatch::JCC from ffff98a402c8 to ffff98a402bc
CFPatch::apply, type 1, origAddr ffff985df040, and label 42
Currently at ffff98a402d0 and targeting predicted ffff98a401f8
Generating CFPatch::JCC from ffff98a402d0 to ffff98a401f8
CFPatch::apply, type 0, origAddr ffff985df048, and label 34
Currently at ffff98a402d8 and targeting predicted ffff98a402a0
Generating CFPatch::Jump from ffff98a402d8 to ffff98a402a0
CFPatch::apply, type 1, origAddr ffff985df058, and label 41
Currently at ffff98a402e4 and targeting predicted ffff98a402d4
Generating CFPatch::JCC from ffff98a402e4 to ffff98a402d4
CFPatch::apply, type 1, origAddr ffff985df078, and label 41
Currently at ffff98a40304 and targeting predicted ffff98a402d4
Generating CFPatch::JCC from ffff98a40304 to ffff98a402d4
CFPatch::apply, type 1, origAddr ffff985df080, and label 41
Currently at ffff98a4030c and targeting predicted ffff98a402d4
Generating CFPatch::JCC from ffff98a4030c to ffff98a402d4
CFPatch::apply, type 1, origAddr ffff985df088, and label 41
Currently at ffff98a40314 and targeting predicted ffff98a402d4
Generating CFPatch::JCC from ffff98a40314 to ffff98a402d4
CFPatch::apply, type 2, origAddr ffff985df094, and label 73
Currently at ffff98a40320 and targeting predicted ffff985a1a10
CFPatch::apply, type 1, origAddr ffff985df0a0, and label 4
Currently at ffff98a4032c and targeting predicted ffff98a40114
Generating CFPatch::JCC from ffff98a4032c to ffff98a40114
CFPatch::apply, type 1, origAddr ffff985df0a8, and label 17
Currently at ffff98a40334 and targeting predicted ffff98a40194
Generating CFPatch::JCC from ffff98a40334 to ffff98a40194
CFPatch::apply, type 2, origAddr ffff985df0ac, and label 74
Currently at ffff98a40338 and targeting predicted ffff985a7718
CFPatch::apply, type 2, origAddr ffff985df0b0, and label 75
Currently at ffff98a4033c and targeting predicted ffff985adca8
CFPatch::apply, type 0, origAddr ffff985df0b4, and label 17
Currently at ffff98a40340 and targeting predicted ffff98a40194
Generating CFPatch::Jump from ffff98a40340 to ffff98a40194
CFPatch::apply, type 2, origAddr ffff985df0b8, and label 76
Currently at ffff98a40344 and targeting predicted ffff985add68
CFPatch::apply, type 2, origAddr ffff985df0bc, and label 77
Currently at ffff98a40348 and targeting predicted ffff985a7798
CFPatch::apply, type 0, origAddr ffff985df0c0, and label 34
Currently at ffff98a4034c and targeting predicted ffff98a402a0
Generating CFPatch::Jump from ffff98a4034c to ffff98a402a0
CFPatch::apply, type 2, origAddr ffff985df0c8, and label 78
Currently at ffff98a40350 and targeting predicted ffff985ade18
CFPatch::apply, type 2, origAddr ffff985df0d0, and label 79
Currently at ffff98a40358 and targeting predicted ffff985a76f0
CFPatch::apply, type 0, origAddr ffff985df0d8, and label 60
Currently at ffff98a40360 and targeting predicted ffff98a40298
Generating CFPatch::Jump from ffff98a40360 to ffff98a40298
CFPatch::apply, type 2, origAddr ffff985df0e4, and label 80
Currently at ffff98a40368 and targeting predicted ffff985a7708
CFPatch::apply, type 2, origAddr ffff985df0ec, and label 81
Currently at ffff98a40370 and targeting predicted ffff985a7700
CFPatch::apply, type 1, origAddr ffff985df0f4, and label 69
Currently at ffff98a40378 and targeting predicted ffff98a402f4
Generating CFPatch::JCC from ffff98a40378 to ffff98a402f4
CFPatch::apply, type 2, origAddr ffff985df0fc, and label 82
Currently at ffff98a40380 and targeting predicted ffff985a7710
CFPatch::apply, type 1, origAddr ffff985df104, and label 58
Currently at ffff98a40388 and targeting predicted ffff98a40364
Generating CFPatch::JCC from ffff98a40388 to ffff98a40364
CFPatch::apply, type 2, origAddr ffff985df10c, and label 83
Currently at ffff98a40390 and targeting predicted ffff985a7710
CFPatch::apply, type 0, origAddr ffff985df11c, and label 58
Currently at ffff98a403a0 and targeting predicted ffff98a40364
Generating CFPatch::Jump from ffff98a403a0 to ffff98a40364
CFPatch::apply, type 1, origAddr ffff985df140, and label 24
Currently at ffff98a403c4 and targeting predicted ffff98a40208
Generating CFPatch::JCC from ffff98a403c4 to ffff98a40208
CFPatch::apply, type 0, origAddr ffff985df144, and label 55
Currently at ffff98a403c8 and targeting predicted ffff98a40350
Generating CFPatch::Jump from ffff98a403c8 to ffff98a40350
CFPatch::apply, type 2, origAddr ffff985df148, and label 84
Currently at ffff98a403cc and targeting predicted ffff985a77e8
CFPatch::apply, type 0, origAddr ffff985df14c, and label 24
Currently at ffff98a403d0 and targeting predicted ffff98a40208
Generating CFPatch::Jump from ffff98a403d0 to ffff98a40208
CFPatch::apply, type 2, origAddr ffff985df16c, and label 85
Currently at ffff98a403f0 and targeting predicted ffff9855be28
CFPatch::apply, type 2, origAddr ffff985df18c, and label 86
Currently at ffff98a40410 and targeting predicted ffff9855be28
InstWidgetPatch::apply 0x16a73b70 /w/ tramp 0x16e253b0
0
CFPatch::apply, type 1, origAddr ffff985dee7c, and label 48
Currently at ffff98a40110 and targeting predicted ffff98a40330
Generating CFPatch::JCC from ffff98a40110 to ffff98a40330
CFPatch::apply, type 1, origAddr ffff985dee88, and label 3
Currently at ffff98a4011c and targeting predicted ffff98a4010c
Generating CFPatch::JCC from ffff98a4011c to ffff98a4010c
CFPatch::apply, type 1, origAddr ffff985deea4, and label 8
Currently at ffff98a40138 and targeting predicted ffff98a40144
Generating CFPatch::JCC from ffff98a40138 to ffff98a40144
CFPatch::apply, type 1, origAddr ffff985deeac, and label 6
Currently at ffff98a40140 and targeting predicted ffff98a40130
Generating CFPatch::JCC from ffff98a40140 to ffff98a40130
CFPatch::apply, type 1, origAddr ffff985deeb0, and label 47
Currently at ffff98a40144 and targeting predicted ffff98a40324
Generating CFPatch::JCC from ffff98a40144 to ffff98a40324
CFPatch::apply, type 0, origAddr ffff985deeb8, and label 13
Currently at ffff98a4014c and targeting predicted ffff98a40168
Generating CFPatch::Jump from ffff98a4014c to ffff98a40168
CFPatch::apply, type 1, origAddr ffff985deed0, and label 11
Currently at ffff98a40160 and targeting predicted ffff98a40154
Generating CFPatch::JCC from ffff98a40160 to ffff98a40154
CFPatch::apply, type 1, origAddr ffff985deedc, and label 15
Currently at ffff98a4016c and targeting predicted ffff98a40174
Generating CFPatch::JCC from ffff98a4016c to ffff98a40174
CFPatch::apply, type 1, origAddr ffff985deefc, and label 10
Currently at ffff98a4018c and targeting predicted ffff98a40150
Generating CFPatch::JCC from ffff98a4018c to ffff98a40150
CFPatch::apply, type 1, origAddr ffff985def00, and label 49
Currently at ffff98a40190 and targeting predicted ffff98a40338
Generating CFPatch::JCC from ffff98a40190 to ffff98a40338
CFPatch::apply, type 1, origAddr ffff985def34, and label 31
Currently at ffff98a401c4 and targeting predicted ffff98a40278
Generating CFPatch::JCC from ffff98a401c4 to ffff98a40278
CFPatch::apply, type 1, origAddr ffff985def3c, and label 32
Currently at ffff98a401cc and targeting predicted ffff98a4028c
Generating CFPatch::JCC from ffff98a401cc to ffff98a4028c
CFPatch::apply, type 1, origAddr ffff985def48, and label 71
Currently at ffff98a401d8 and targeting predicted ffff98a403d4
Generating CFPatch::JCC from ffff98a401d8 to ffff98a403d4
CFPatch::apply, type 1, origAddr ffff985def54, and label 22
Currently at ffff98a401e4 and targeting predicted ffff98a401f4
Generating CFPatch::JCC from ffff98a401e4 to ffff98a401f4
CFPatch::apply, type 1, origAddr ffff985def70, and label 66
Currently at ffff98a40200 and targeting predicted ffff98a403a4
Generating CFPatch::JCC from ffff98a40200 to ffff98a403a4
CFPatch::apply, type 1, origAddr ffff985def74, and label 55
Currently at ffff98a40204 and targeting predicted ffff98a40350
Generating CFPatch::JCC from ffff98a40204 to ffff98a40350
CFPatch::apply, type 1, origAddr ffff985def9c, and label 29
Currently at ffff98a4022c and targeting predicted ffff98a40250
Generating CFPatch::JCC from ffff98a4022c to ffff98a40250
CFPatch::apply, type 1, origAddr ffff985defa8, and label 28
Currently at ffff98a40238 and targeting predicted ffff98a40244
Generating CFPatch::JCC from ffff98a40238 to ffff98a40244
CFPatch::apply, type 1, origAddr ffff985defbc, and label 25
Currently at ffff98a4024c and targeting predicted ffff98a40230
Generating CFPatch::JCC from ffff98a4024c to ffff98a40230
CFPatch::apply, type 1, origAddr ffff985df004, and label 72
Currently at ffff98a40294 and targeting predicted ffff98a403f4
Generating CFPatch::JCC from ffff98a40294 to ffff98a403f4
CFPatch::apply, type 1, origAddr ffff985df00c, and label 52
Currently at ffff98a4029c and targeting predicted ffff98a40344
Generating CFPatch::JCC from ffff98a4029c to ffff98a40344
CFPatch::apply, type 1, origAddr ffff985df010, and label 30
Currently at ffff98a402a0 and targeting predicted ffff98a40258
Generating CFPatch::JCC from ffff98a402a0 to ffff98a40258
CFPatch::apply, type 1, origAddr ffff985df01c, and label 38
Currently at ffff98a402ac and targeting predicted ffff98a402b8
Generating CFPatch::JCC from ffff98a402ac to ffff98a402b8
CFPatch::apply, type 1, origAddr ffff985df038, and label 39
Currently at ffff98a402c8 and targeting predicted ffff98a402bc
Generating CFPatch::JCC from ffff98a402c8 to ffff98a402bc
CFPatch::apply, type 1, origAddr ffff985df040, and label 42
Currently at ffff98a402d0 and targeting predicted ffff98a402dc
Generating CFPatch::JCC from ffff98a402d0 to ffff98a402dc
CFPatch::apply, type 0, origAddr ffff985df048, and label 34
Currently at ffff98a402d8 and targeting predicted ffff98a402a0
Generating CFPatch::Jump from ffff98a402d8 to ffff98a402a0
CFPatch::apply, type 1, origAddr ffff985df058, and label 41
Currently at ffff98a402e4 and targeting predicted ffff98a402d4
Generating CFPatch::JCC from ffff98a402e4 to ffff98a402d4
CFPatch::apply, type 1, origAddr ffff985df078, and label 41
Currently at ffff98a40304 and targeting predicted ffff98a402d4
Generating CFPatch::JCC from ffff98a40304 to ffff98a402d4
CFPatch::apply, type 1, origAddr ffff985df080, and label 41
Currently at ffff98a4030c and targeting predicted ffff98a402d4
Generating CFPatch::JCC from ffff98a4030c to ffff98a402d4
CFPatch::apply, type 1, origAddr ffff985df088, and label 41
Currently at ffff98a40314 and targeting predicted ffff98a402d4
Generating CFPatch::JCC from ffff98a40314 to ffff98a402d4
CFPatch::apply, type 2, origAddr ffff985df094, and label 87
Currently at ffff98a40320 and targeting predicted ffff985a1a10
CFPatch::apply, type 1, origAddr ffff985df0a0, and label 4
Currently at ffff98a4032c and targeting predicted ffff98a40114
Generating CFPatch::JCC from ffff98a4032c to ffff98a40114
CFPatch::apply, type 1, origAddr ffff985df0a8, and label 17
Currently at ffff98a40334 and targeting predicted ffff98a40194
Generating CFPatch::JCC from ffff98a40334 to ffff98a40194
CFPatch::apply, type 2, origAddr ffff985df0ac, and label 88
Currently at ffff98a40338 and targeting predicted ffff985a7718
CFPatch::apply, type 2, origAddr ffff985df0b0, and label 89
Currently at ffff98a4033c and targeting predicted ffff985adca8
CFPatch::apply, type 0, origAddr ffff985df0b4, and label 17
Currently at ffff98a40340 and targeting predicted ffff98a40194
Generating CFPatch::Jump from ffff98a40340 to ffff98a40194
CFPatch::apply, type 2, origAddr ffff985df0b8, and label 90
Currently at ffff98a40344 and targeting predicted ffff985add68
CFPatch::apply, type 2, origAddr ffff985df0bc, and label 91
Currently at ffff98a40348 and targeting predicted ffff985a7798
CFPatch::apply, type 0, origAddr ffff985df0c0, and label 34
Currently at ffff98a4034c and targeting predicted ffff98a402a0
Generating CFPatch::Jump from ffff98a4034c to ffff98a402a0
CFPatch::apply, type 2, origAddr ffff985df0c8, and label 92
Currently at ffff98a40350 and targeting predicted ffff985ade18
CFPatch::apply, type 2, origAddr ffff985df0d0, and label 93
Currently at ffff98a40358 and targeting predicted ffff985a76f0
CFPatch::apply, type 0, origAddr ffff985df0d8, and label 60
Currently at ffff98a40360 and targeting predicted ffff98a40370
Generating CFPatch::Jump from ffff98a40360 to ffff98a40370
CFPatch::apply, type 2, origAddr ffff985df0e4, and label 94
Currently at ffff98a40368 and targeting predicted ffff985a7708
CFPatch::apply, type 2, origAddr ffff985df0ec, and label 95
Currently at ffff98a40370 and targeting predicted ffff985a7700
CFPatch::apply, type 1, origAddr ffff985df0f4, and label 69
Currently at ffff98a40378 and targeting predicted ffff98a403cc
Generating CFPatch::JCC from ffff98a40378 to ffff98a403cc
CFPatch::apply, type 2, origAddr ffff985df0fc, and label 96
Currently at ffff98a40380 and targeting predicted ffff985a7710
CFPatch::apply, type 1, origAddr ffff985df104, and label 58
Currently at ffff98a40388 and targeting predicted ffff98a40364
Generating CFPatch::JCC from ffff98a40388 to ffff98a40364
CFPatch::apply, type 2, origAddr ffff985df10c, and label 97
Currently at ffff98a40390 and targeting predicted ffff985a7710
CFPatch::apply, type 0, origAddr ffff985df11c, and label 58
Currently at ffff98a403a0 and targeting predicted ffff98a40364
Generating CFPatch::Jump from ffff98a403a0 to ffff98a40364
CFPatch::apply, type 1, origAddr ffff985df140, and label 24
Currently at ffff98a403c4 and targeting predicted ffff98a40208
Generating CFPatch::JCC from ffff98a403c4 to ffff98a40208
CFPatch::apply, type 0, origAddr ffff985df144, and label 55
Currently at ffff98a403c8 and targeting predicted ffff98a40350
Generating CFPatch::Jump from ffff98a403c8 to ffff98a40350
CFPatch::apply, type 2, origAddr ffff985df148, and label 98
Currently at ffff98a403cc and targeting predicted ffff985a77e8
CFPatch::apply, type 0, origAddr ffff985df14c, and label 24
Currently at ffff98a403d0 and targeting predicted ffff98a40208
Generating CFPatch::Jump from ffff98a403d0 to ffff98a40208
CFPatch::apply, type 2, origAddr ffff985df16c, and label 99
Currently at ffff98a403f0 and targeting predicted ffff9855be28
CFPatch::apply, type 2, origAddr ffff985df18c, and label 100
Currently at ffff98a40410 and targeting predicted ffff9855be28
Calling inferiorRealloc to fit new size 1044, current base addr is ffff98a40000
... inferiorRealloc succeeded, finished
DUMPING RELOCATION BUFFER
ffff98a40000: mov X0, fa20
ffff98a40004: movk X0, ffff0000
ffff98a40008: movk X0, 0
ffff98a4000c: movk X0, 0
ffff98a40010: str X30, [X1], fffffff8
ffff98a40014: str X29, [X1], fffffff8
ffff98a40018: add X29, X0, 0
ffff98a4001c: add X0, X0, 3c4
ffff98a40020: add X0, X1, 3cc
ffff98a40024: add X0, X2, 3d4
ffff98a40028: add X0, X3, 3dc
ffff98a4002c: add X0, X4, 3e4
ffff98a40030: add X0, X5, 3ec
ffff98a40034: add X0, X6, 3f4
ffff98a40038: add X0, X7, 3fc
ffff98a4003c: add X0, X19, 45c
ffff98a40040: add X0, X20, 464
ffff98a40044: add X0, X21, 46c
ffff98a40048: add X0, X22, 474
ffff98a4004c: add X0, X23, 47c
ffff98a40050: add X0, X24, 484
ffff98a40054: add X0, X25, 48c
ffff98a40058: add X0, X26, 494
ffff98a4005c: add X0, X27, 49c
ffff98a40060: add X0, X28, 4a4
ffff98a40064: mrs X0, NZCV
ffff98a40068: str W0, [X1], fffffffc
ffff98a4006c: mrs X0, FPCR
ffff98a40070: str W0, [X1], fffffffc
ffff98a40074: mrs X0, FPSR
ffff98a40078: str W0, [X1], fffffffc
ffff98a4007c: mov X0, 0
ffff98a40080: bl 989a2378, 98a40080
ffff98a40084: ldr W0, [X1], 4
ffff98a40088: msr NZCV, X0
ffff98a4008c: ldr W0, [X1], 4
ffff98a40090: msr FPCR, X0
ffff98a40094: ldr W0, [X1], 4
ffff98a40098: msr FPSR, X0
ffff98a4009c: ldr X28, [X1], 8
ffff98a400a0: ldr X27, [X1], 8
ffff98a400a4: ldr X26, [X1], 8
ffff98a400a8: ldr X25, [X1], 8
ffff98a400ac: ldr X24, [X1], 8
ffff98a400b0: ldr X23, [X1], 8
ffff98a400b4: ldr X22, [X1], 8
ffff98a400b8: ldr X21, [X1], 8
ffff98a400bc: ldr X20, [X1], 8
ffff98a400c0: ldr X19, [X1], 8
ffff98a400c4: ldr X7, [X1], 8
ffff98a400c8: ldr X6, [X1], 8
ffff98a400cc: ldr X5, [X1], 8
ffff98a400d0: ldr X4, [X1], 8
ffff98a400d4: ldr X3, [X1], 8
ffff98a400d8: ldr X2, [X1], 8
ffff98a400dc: ldr X1, [X1], 8
ffff98a400e0: ldr X0, [X1], 8
ffff98a400e4: stp X29, X30, [SP, 0xffffffffffffffa0]
ffff98a400e8: adrp X1, 986c50e8
ffff98a400ec: add X29, SP, 0
ffff98a400f0: stp X23, X24, [SP, 0x30]
ffff98a400f4: mrs X24, TPIDR_EL0
ffff98a400f8: stp X21, X22, [SP, 0x20]
ffff98a400fc: sub X22, X24, 6f0
ffff98a40100: stp X19, X20, [SP, 0x10]
ffff98a40104: str D8, [SP, 0x40]
ffff98a40108: ldr W23, [X22, 0x0]
ffff98a4010c: ldr X20, [X1, 0x118]
ffff98a40110: cbz X20, 98a40330, 98a40110
ffff98a40114: dmb b
ffff98a40118: ldr W0, [X20, 0x28]
ffff98a4011c: cbz W0, 98a4010c, 98a4011c
ffff98a40120: ldr X2, [X1, 0x118]
ffff98a40124: add W3, W0, 1
ffff98a40128: str W0, [X29, 0x5c]
ffff98a4012c: add X2, X2, 28
ffff98a40130: ldaxr W4, [X2]
ffff98a40134: subs WZR, W4, W0, lsl 0x0, PSTATE
ffff98a40138: b.ne 98a40144, 98a40138, PSTATE
ffff98a4013c: stxr W5, W3, [X2]
ffff98a40140: cbnz W5, 98a40130, 98a40140
ffff98a40144: b.ne 98a40324, 98a40144, PSTATE
ffff98a40148: mov X21, 0
ffff98a4014c: b 98a40168, 98a4014c
ffff98a40150: add X1, X20, 28
ffff98a40154: ldaxr W2, [X1]
ffff98a40158: add W2, W2, 1
ffff98a4015c: stxr W3, W2, [X1]
ffff98a40160: cbnz W3, 98a40154, 98a40160
ffff98a40164: mov X21, X0
ffff98a40168: ldr X0, [X20, 0x8]
ffff98a4016c: cbz X0, 98a40174, 98a4016c
ffff98a40170: blr X0, 98a40170
ffff98a40174: sub SP, SP, 20
ffff98a40178: add X0, SP, 0
ffff98a4017c: add X19, SP, 0
ffff98a40180: str X20, [SP, 0x0]
ffff98a40184: ldr X20, [X20, 0x0]
ffff98a40188: str X21, [SP, 0x8]
ffff98a4018c: cbnz X20, 98a40150, 98a4018c
ffff98a40190: cbnz W23, 98a40338, 98a40190
ffff98a40194: ldp W6, W5, [X22, 0xd0]
ffff98a40198: mov X0, 11
ffff98a4019c: movk X0, 1200000
ffff98a401a0: mov X1, 0
ffff98a401a4: mov X3, 0
ffff98a401a8: add X4, X22, d0
ffff98a401ac: sub W2, WZR, W5, lsl 0x0
ffff98a401b0: mov X8, dc
ffff98a401b4: str W2, [X22, 0xd4]
ffff98a401b8: mov X2, 0
ffff98a401bc: svc 0, PSTATE
ffff98a401c0: adds XZR, X0, 1000, PSTATE
ffff98a401c4: b.hi 98a40278, 98a401c4, PSTATE
ffff98a401c8: mov W20, W0
ffff98a401cc: cbnz W0, 98a4028c, 98a401cc
ffff98a401d0: ldr W2, [X22, 0xd0]
ffff98a401d4: subs WZR, W6, W2, lsl 0x0, PSTATE
ffff98a401d8: b.eq 98a403d4, 98a401d8, PSTATE
ffff98a401dc: adrp X0, 986c51dc
ffff98a401e0: ldr X0, [X0, 0x108]
ffff98a401e4: cbz X0, 98a401f4, 98a401e4
ffff98a401e8: ldr X1, [X0, 0x0]
ffff98a401ec: add X1, X1, 4
ffff98a401f0: str X1, [X0, 0x0]
ffff98a401f4: adrp X0, 986c51f4
ffff98a401f8: ldr W0, [X0, 0x100]
ffff98a401fc: str W2, [X22, 0xd4]
ffff98a40200: cbnz W0, 98a403a4, 98a40200
ffff98a40204: cbnz W23, 98a40350, 98a40204
ffff98a40208: adrp X0, 986bf208
ffff98a4020c: mov W2, 1
ffff98a40210: mov W21, W2
ffff98a40214: ldr X0, [X0, 0xdb0]
ffff98a40218: add X1, X0, 988
ffff98a4021c: stp XZR, XZR, [X1, 0x10]
ffff98a40220: stp XZR, XZR, [X1, 0x0]
ffff98a40224: stp XZR, XZR, [X1, 0x20]
ffff98a40228: str W2, [X0, 0x998]
ffff98a4022c: cbz X19, 98a40250, 98a4022c
ffff98a40230: ldr X0, [X19, 0x0]
ffff98a40234: ldr X1, [X0, 0x18]
ffff98a40238: cbz X1, 98a40244, 98a40238
ffff98a4023c: blr X1, 98a4023c
ffff98a40240: ldr X0, [X19, 0x0]
ffff98a40244: ldr X19, [X19, 0x8]
ffff98a40248: str W21, [X0, 0x28]
ffff98a4024c: cbnz X19, 98a40230, 98a4024c
ffff98a40250: adrp X0, 986c3250
ffff98a40254: str WZR, [X0, 0x3e0]
ffff98a40258: add SP, X29, 0
ffff98a4025c: mov W0, W20
ffff98a40260: ldr D8, [SP, 0x40]
ffff98a40264: ldp X19, X20, [SP, 0x10]
ffff98a40268: ldp X21, X22, [SP, 0x20]
ffff98a4026c: ldp X23, X24, [SP, 0x30]
ffff98a40270: ldp X29, X30, [SP], 60
ffff98a40274: ret X30, 98a40274
ffff98a40278: adrp X1, 986bf278
ffff98a4027c: ldr X1, [X1, 0xe40]
ffff98a40280: sub W0, WZR, W0, lsl 0x0
ffff98a40284: mov W20, 0
ffff98a40288: str W0, [X24, X1, lsl 0x0]
ffff98a4028c: ldr W0, [X22, 0xd0]
ffff98a40290: subs WZR, W6, W0, lsl 0x0, PSTATE
ffff98a40294: b.ne 98a403f4, 98a40294, PSTATE
ffff98a40298: str W5, [X22, 0xd4]
ffff98a4029c: cbnz W23, 98a40344, 98a4029c
ffff98a402a0: cbz X19, 98a40258, 98a402a0
ffff98a402a4: ldr X0, [X19, 0x0]
ffff98a402a8: ldr X1, [X0, 0x10]
ffff98a402ac: cbz X1, 98a402b8, 98a402ac
ffff98a402b0: blr X1, 98a402b0
ffff98a402b4: ldr X0, [X19, 0x0]
ffff98a402b8: add X0, X0, 28
ffff98a402bc: ldaxr W1, [X0]
ffff98a402c0: sub W2, W1, 1
ffff98a402c4: stxr W3, W2, [X0]
ffff98a402c8: cbnz W3, 98a402bc, 98a402c8
ffff98a402cc: subs WZR, W1, 1, PSTATE
ffff98a402d0: b.eq 98a402dc, 98a402d0, PSTATE
ffff98a402d4: ldr X19, [X19, 0x8]
ffff98a402d8: b 98a402a0, 98a402d8
ffff98a402dc: ldr X0, [X19, 0x0]
ffff98a402e0: ldr W1, [X0, 0x2c]
ffff98a402e4: cbz W1, 98a402d4, 98a402e4
ffff98a402e8: add X0, X0, 28
ffff98a402ec: mov X1, 81
ffff98a402f0: mov X2, 1
ffff98a402f4: mov X3, 0
ffff98a402f8: mov X8, 62
ffff98a402fc: svc 0, PSTATE
ffff98a40300: adds XZR, X0, 1000, PSTATE
ffff98a40304: b.ls 98a402d4, 98a40304, PSTATE
ffff98a40308: adds WZR, W0, 16, PSTATE
ffff98a4030c: b.eq 98a402d4, 98a4030c, PSTATE
ffff98a40310: adds WZR, W0, e, PSTATE
ffff98a40314: b.eq 98a402d4, 98a40314, PSTATE
ffff98a40318: adrp X0, 98671318
ffff98a4031c: add X0, X0, 410
ffff98a40320: bl 985a1a10, 98a40320
ffff98a40324: ldr X20, [X1, 0x118]
ffff98a40328: str W4, [X29, 0x5c]
ffff98a4032c: cbnz X20, 98a40114, 98a4032c
ffff98a40330: mov X19, 0
ffff98a40334: cbz W23, 98a40194, 98a40334
ffff98a40338: bl 985a7718, 98a40338
ffff98a4033c: bl 985adca8, 98a4033c
ffff98a40340: b 98a40194, 98a40340
ffff98a40344: bl 985add68, 98a40344
ffff98a40348: bl 985a7798, 98a40348
ffff98a4034c: b 98a402a0, 98a4034c
ffff98a40350: bl 985ade18, 98a40350
ffff98a40354: movi D8, 0
ffff98a40358: bl 985a76f0, 98a40358
ffff98a4035c: mov X21, X0
ffff98a40360: b 98a40370, 98a40360
ffff98a40364: mov X0, X21
ffff98a40368: bl 985a7708, 98a40368
ffff98a4036c: mov X21, X0
ffff98a40370: bl 985a7700, 98a40370
ffff98a40374: subs XZR, X21, X0, lsl 0x0, PSTATE
ffff98a40378: b.eq 98a403cc, 98a40378, PSTATE
ffff98a4037c: mov X0, X21
ffff98a40380: bl 985a7710, 98a40380
ffff98a40384: ldr W0, [X0, 0x0]
ffff98a40388: tbnz W0, 1f, 98a40364, 98a40388
ffff98a4038c: mov X0, X21
ffff98a40390: bl 985a7710, 98a40390
ffff98a40394: ldr X0, [X0, 0x88]
ffff98a40398: str D8, [X0, 0x0]
ffff98a4039c: str XZR, [X0, 0x8]
ffff98a403a0: b 98a40364, 98a403a0
ffff98a403a4: adrp X2, 986bf3a4
ffff98a403a8: adrp X1, 986c53a8
ffff98a403ac: mov X0, X22
ffff98a403b0: ldr X2, [X2, 0xe38]
ffff98a403b4: ldr X1, [X1, 0xf8]
ffff98a403b8: ldr X2, [X2, 0x0]
ffff98a403bc: eor X1, X1, X2, lsl 0x0
ffff98a403c0: blr X1, 98a403c0
ffff98a403c4: cbz W23, 98a40208, 98a403c4
ffff98a403c8: b 98a40350, 98a403c8
ffff98a403cc: bl 985a77e8, 98a403cc
ffff98a403d0: b 98a40208, 98a403d0
ffff98a403d4: adrp X3, 9866c3d4
ffff98a403d8: adrp X1, 986713d8
ffff98a403dc: adrp X0, 986713dc
ffff98a403e0: add X3, X3, b50
ffff98a403e4: add X1, X1, 3a0
ffff98a403e8: add X0, X0, 3b8
ffff98a403ec: mov W2, 9c
ffff98a403f0: bl 9855be28, 98a403f0
ffff98a403f4: adrp X3, 9866c3f4
ffff98a403f8: adrp X1, 986713f8
ffff98a403fc: adrp X0, 986713fc
ffff98a40400: add X3, X3, b50
ffff98a40404: add X1, X1, 3a0
ffff98a40408: add X0, X0, 3e0
ffff98a4040c: mov W2, ea
ffff98a40410: bl 9855be28, 98a40410
Writing 1044 bytes of data into program at ffff98a40000
Patching in jumps to generated code
Creating springboard request map
Func __GI___fork / block ffff985defe8 /w/ priority 9
Func __GI___fork / block ffff985defc0 /w/ priority 9
Func __GI___fork / block ffff985defc8 /w/ priority 9
Func __GI___fork / block ffff985defb0 /w/ priority 9
Func __GI___fork / block ffff985defb4 /w/ priority 9
Func __GI___fork / block ffff985dee50 /w/ priority a
Func __GI___fork / block ffff985df170 /w/ priority 9
Func __GI___fork / block ffff985df0b0 /w/ priority 9
Func __GI___fork / block ffff985df0b4 /w/ priority 9
Func __GI___fork / block ffff985df010 /w/ priority 9
Func __GI___fork / block ffff985df014 /w/ priority 9
Func __GI___fork / block ffff985df120 /w/ priority 9
Func __GI___fork / block ffff985df140 /w/ priority 9
Func __GI___fork / block ffff985dee9c /w/ priority 9
Func __GI___fork / block ffff985deea8 /w/ priority 9
Func __GI___fork / block ffff985def78 /w/ priority 9
Func __GI___fork / block ffff985def38 /w/ priority 9
Func __GI___fork / block ffff985def40 /w/ priority 9
Func __GI___fork / block ffff985df14c /w/ priority 9
Func __GI___fork / block ffff985df150 /w/ priority 9
Func __GI___fork / block ffff985df0f0 /w/ priority 9
Func __GI___fork / block ffff985df0f8 /w/ priority 9
Func __GI___fork / block ffff985df044 /w/ priority 9
Func __GI___fork / block ffff985df050 /w/ priority 9
Func __GI___fork / block ffff985df084 /w/ priority 9
Func __GI___fork / block ffff985df08c /w/ priority 9
Func __GI___fork / block ffff985df144 /w/ priority 9
Func __GI___fork / block ffff985df148 /w/ priority 9
Func __GI___fork / block ffff985df110 /w/ priority 9
Func __GI___fork / block ffff985df100 /w/ priority 9
Func __GI___fork / block ffff985df108 /w/ priority 9
Func __GI___fork / block ffff985df0e8 /w/ priority 9
Func __GI___fork / block ffff985df0ec /w/ priority 9
Func __GI___fork / block ffff985df0d4 /w/ priority 9
Func __GI___fork / block ffff985df0e0 /w/ priority 9
Func __GI___fork / block ffff985df0cc /w/ priority 9
Func __GI___fork / block ffff985df0c0 /w/ priority 9
Func __GI___fork / block ffff985df0c8 /w/ priority 9
Func __GI___fork / block ffff985df0b8 /w/ priority 9
Func __GI___fork / block ffff985df0bc /w/ priority 9
Func __GI___fork / block ffff985df028 /w/ priority 9
Func __GI___fork / block ffff985df098 /w/ priority 9
Func __GI___fork / block ffff985df0a4 /w/ priority 9
Func __GI___fork / block ffff985df0ac /w/ priority 9
Func __GI___fork / block ffff985df02c /w/ priority 9
Func __GI___fork / block ffff985df03c /w/ priority 9
Func __GI___fork / block ffff985df05c /w/ priority 9
Func __GI___fork / block ffff985df07c /w/ priority 9
Func __GI___fork / block ffff985def64 /w/ priority 9
Func __GI___fork / block ffff985def74 /w/ priority 9
Func __GI___fork / block ffff985df020 /w/ priority 9
Func __GI___fork / block ffff985df024 /w/ priority 9
Func __GI___fork / block ffff985dee78 /w/ priority 9
Func __GI___fork / block ffff985dee80 /w/ priority 9
Func __GI___fork / block ffff985dee8c /w/ priority 9
Func __GI___fork / block ffff985deeb0 /w/ priority 9
Func __GI___fork / block ffff985deeb4 /w/ priority 9
Func __GI___fork / block ffff985deec0 /w/ priority 9
Func __GI___fork / block ffff985deffc /w/ priority 9
Func __GI___fork / block ffff985df008 /w/ priority 9
Func __GI___fork / block ffff985deec4 /w/ priority 9
Func __GI___fork / block ffff985deed4 /w/ priority 9
Func __GI___fork / block ffff985deed8 /w/ priority 9
Func __GI___fork / block ffff985deee0 /w/ priority 9
Func __GI___fork / block ffff985deee4 /w/ priority 9
Func __GI___fork / block ffff985def00 /w/ priority 9
Func __GI___fork / block ffff985def04 /w/ priority 9
Func __GI___fork / block ffff985defa0 /w/ priority 9
Func __GI___fork / block ffff985defac /w/ priority 9
Func __GI___fork / block ffff985def4c /w/ priority 9
Func __GI___fork / block ffff985def58 /w/ priority 9
ADDRSPACE::Relocate called; modified functions reports 1 objects to relocate.
Adding function execve
Creating new RelocBlock
Adding instruction @ffff985df260: mov X8, dd
Adding instruction @ffff985df264: svc 0, PSTATE
Adding instruction @ffff985df268: adds XZR, X0, fff, PSTATE
Adding instruction @ffff985df26c: b.cs 985df274, 985df26c, PSTATE
Added suggested entry for execve / ffff985df260
Creating new RelocBlock
Adding instruction @ffff985df270: ret X30, 985df270
Added suggested entry for execve / ffff985df270
Creating new RelocBlock
Adding instruction @ffff985df274: b 9854f4e8, 985df274
Added suggested entry for execve / ffff985df274
Added required entry for execve / ffff985df260
Debugging CodeMover (pre-transform)
CodeMover() {
RelocBlock(/usr/lib64/libc-2.24.so: execve ffff985df260/72/-1) {
Insn(ffff985df260: mov X8, dd)
Insn(ffff985df264: svc 0, PSTATE)
Insn(ffff985df268: adds XZR, X0, fff, PSTATE)
CFWidget(ffff985df26c,<cond>)
In edges:
Out edges:
}
RelocBlock(/usr/lib64/libc-2.24.so: execve ffff985df270/73/-1) {
CFWidget(ffff985df270,<ind>)
In edges:
Out edges:
}
RelocBlock(/usr/lib64/libc-2.24.so: execve ffff985df274/74/-1) {
CFWidget(ffff985df274,)
In edges:
Out edges:
}
}
determineSpringboards (entry block): execve / ffff985df260 is required
PCRelTrans: processing block (ID= 72) 0x16285090 with 4 elements.
PCRelTrans: processing block (ID= 73) 0x17010450 with 1 elements.
PCRelTrans: processing block (ID= 74) 0x16915020 with 1 elements.
Inst transformer
Processing trace 72 @ ffff985df260
Adding function entry at trace 72
Processing trace 73 @ ffff985df270
Processing trace 74 @ ffff985df274
Debugging CodeMover
CodeMover() {
RelocBlock(/usr/lib64/libc-2.24.so: execve ffff985df260/75/-1) {
InstWidget()
CFWidget(ffff985df260,)
In edges: B{ffff985df8e4/+}, B{ffff985dfb04/+}, B{ffff985df9b4/+}, B{ffff985dfbf8/+}, B{ffff985ff060/+}, B{ffff985ffcf8/+}, B{ffff985df654/+}, B{ffff985df4a0/+}, B{ffff985df2bc/+}, B{ffff9857198c/+},
Out edges:T{72/+}<fallthrough>,
}
RelocBlock(/usr/lib64/libc-2.24.so: execve ffff985df260/72/-1) {
Insn(ffff985df260: mov X8, dd)
Insn(ffff985df264: svc 0, PSTATE)
Insn(ffff985df268: adds XZR, X0, fff, PSTATE)
CFWidget(ffff985df26c,<cond>)
In edges: B{ffff985df338/+}, T{75/+},
Out edges:T{74/+}<cond_taken>, T{73/+}<cond_not_taken>,
}
RelocBlock(/usr/lib64/libc-2.24.so: execve ffff985df270/73/-1) {
CFWidget(ffff985df270,<ind>)
In edges: T{72/+},
Out edges:
}
RelocBlock(/usr/lib64/libc-2.24.so: execve ffff985df274/74/-1) {
CFWidget(ffff985df274,)
In edges: T{72/+},
Out edges:B{ffff9854f4e8/+}<direct>,
}
}
Entering code generation loop
CFWidget @ ffff985df260, adding destination T{72/+} / 1
Generating block 75 orig @ ffff985df260
2 elements
At entry, code buffer has size 0
With function execve
CFWidget generation for 75
generating CFWidget as direct branch
target reported unnecessary
At exit, code buffer has size 0
CFWidget @ ffff985df26c, adding destination T{74/+} / 2
CFWidget @ ffff985df26c, adding destination T{73/+} / 1
Generating block 72 orig @ ffff985df260
4 elements
At entry, code buffer has size 0
With function execve
CFWidget generation for 72
generating CFWidget as call or conditional branch
... generating conditional branch
At exit, code buffer has size 16
Generating block 73 orig @ ffff985df270
1 elements
At entry, code buffer has size 16
With function execve
CFWidget generation for 73
generating CFWidget as indirect branch
At exit, code buffer has size 20
CFWidget @ ffff985df274, adding destination B{ffff9854f4e8/+} / 2
Generating block 74 orig @ ffff985df274
1 elements
At entry, code buffer has size 20
With function execve
CFWidget generation for 74
generating CFWidget as direct branch
At exit, code buffer has size 24
Attempting to allocate 24bytes
Calling CodeMover::relocate
InstWidgetPatch::apply 0x146c6e40 /w/ tramp 0x164a20e0
getParamOp src1 0
CFPatch::apply, type 1, origAddr ffff985df26c, and label 4
Currently at ffff98a40504 and targeting predicted ffff98a4042c
Generating CFPatch::JCC from ffff98a40504 to ffff98a4042c
CFPatch::apply, type 0, origAddr ffff985df274, and label 5
Currently at ffff98a4050c and targeting predicted ffff9854f4e8
Generating CFPatch::Jump from ffff98a4050c to ffff9854f4e8
InstWidgetPatch::apply 0x146c6e40 /w/ tramp 0x164a20e0
getParamOp src1 0
CFPatch::apply, type 1, origAddr ffff985df26c, and label 4
Currently at ffff98a40504 and targeting predicted ffff98a4050c
Generating CFPatch::JCC from ffff98a40504 to ffff98a4050c
CFPatch::apply, type 0, origAddr ffff985df274, and label 6
Currently at ffff98a4050c and targeting predicted ffff9854f4e8
Generating CFPatch::Jump from ffff98a4050c to ffff9854f4e8
Calling inferiorRealloc to fit new size 248, current base addr is ffff98a40418
... inferiorRealloc succeeded, finished
DUMPING RELOCATION BUFFER
ffff98a40418: mov X0, fa20
ffff98a4041c: movk X0, ffff0000
ffff98a40420: movk X0, 0
ffff98a40424: movk X0, 0
ffff98a40428: str X30, [X1], fffffff8
ffff98a4042c: str X29, [X1], fffffff8
ffff98a40430: add X29, X0, 0
ffff98a40434: add X0, X0, 3c4
ffff98a40438: add X0, X1, 3cc
ffff98a4043c: add X0, X2, 3d4
ffff98a40440: add X0, X3, 3dc
ffff98a40444: add X0, X4, 3e4
ffff98a40448: add X0, X5, 3ec
ffff98a4044c: add X0, X6, 3f4
ffff98a40450: add X0, X7, 3fc
ffff98a40454: add X0, X19, 45c
ffff98a40458: add X0, X20, 464
ffff98a4045c: add X0, X21, 46c
ffff98a40460: add X0, X22, 474
ffff98a40464: add X0, X23, 47c
ffff98a40468: add X0, X24, 484
ffff98a4046c: add X0, X25, 48c
ffff98a40470: add X0, X26, 494
ffff98a40474: add X0, X27, 49c
ffff98a40478: add X0, X28, 4a4
ffff98a4047c: mrs X0, NZCV
ffff98a40480: str W0, [X1], fffffffc
ffff98a40484: mrs X0, FPCR
ffff98a40488: str W0, [X1], fffffffc
ffff98a4048c: mrs X0, FPSR
ffff98a40490: str W0, [X1], fffffffc
ffff98a40494: bl 989a2410, 98a40494
ffff98a40498: ldr W0, [X1], 4
ffff98a4049c: msr NZCV, X0
ffff98a404a0: ldr W0, [X1], 4
ffff98a404a4: msr FPCR, X0
ffff98a404a8: ldr W0, [X1], 4
ffff98a404ac: msr FPSR, X0
ffff98a404b0: ldr X28, [X1], 8
ffff98a404b4: ldr X27, [X1], 8
ffff98a404b8: ldr X26, [X1], 8
ffff98a404bc: ldr X25, [X1], 8
ffff98a404c0: ldr X24, [X1], 8
ffff98a404c4: ldr X23, [X1], 8
ffff98a404c8: ldr X22, [X1], 8
ffff98a404cc: ldr X21, [X1], 8
ffff98a404d0: ldr X20, [X1], 8
ffff98a404d4: ldr X19, [X1], 8
ffff98a404d8: ldr X7, [X1], 8
ffff98a404dc: ldr X6, [X1], 8
ffff98a404e0: ldr X5, [X1], 8
ffff98a404e4: ldr X4, [X1], 8
ffff98a404e8: ldr X3, [X1], 8
ffff98a404ec: ldr X2, [X1], 8
ffff98a404f0: ldr X1, [X1], 8
ffff98a404f4: ldr X0, [X1], 8
ffff98a404f8: mov X8, dd
ffff98a404fc: svc 0, PSTATE
ffff98a40500: adds XZR, X0, fff, PSTATE
ffff98a40504: b.cs 98a4050c, 98a40504, PSTATE
ffff98a40508: ret X30, 98a40508
ffff98a4050c: b 9854f4e8, 98a4050c
Writing 248 bytes of data into program at ffff98a40418
Patching in jumps to generated code
Creating springboard request map
Func execve / block ffff985df260 /w/ priority a
Func execve / block ffff985df270 /w/ priority 9
Func execve / block ffff985df274 /w/ priority 9
Skipping test #2 (getCallStack in signal handler)
feature not implemented on this platform
TEST COMP OPT ABI MODE THREAD LINK PIC RESULT
test_stack_2 g++ none 64 create NA dynamic nonPIC PASSED
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment