Skip to content

Instantly share code, notes, and snippets.

View Quatton's full-sized avatar

Nutchanon Taechasuk Quatton

  • Tokyo, Japan
  • 21:11 (UTC +09:00)
View GitHub Profile
@Quatton
Quatton / div32p2.v
Created June 3, 2024 16:49
2-stage pipelined divider
`default_nettype none
`timescale 10ps / 1ps
module div32p2
#( parameter K = 32 )
( input wire [K+31:0] x,
input wire [K-1:0] d,
output reg [K-1:0] q,
output reg [K-1:0] r,
input wire clk,